ICS143A: Principles of Operating Systems

Lecture 15: Locking

Anton Burtsev February, 2017


Race conditions

- Disk driver maintains a list of outstanding requests
- Each process can add requests to the list

```
1 struct list {
  int data;
3 struct list *next;
4 };
6 struct list *list = 0;
9 insert(int data)
10 {
11 struct list *l;
12
    1 = malloc(sizeof *1);
13
    1->data = data;
14
15 l \rightarrow next = list;
16 list = 1;
17 }
```


List implementation no locks

Request queue (e.g. incoming network packets)




 Linked list, list is pointer to the first element


CPU1 allocates new request




CPU2 allocates new request




CPUs 1 and 2 update next pointer




CPU1 updates head pointer



CPU2 updates head pointer



State after the race



Mutual exclusion

Only one CPU can update list at a time

```
1 struct list {
   int data;
    struct list *next;
4 };
6 struct list *list = 0;
  struct lock listlock;
9 insert(int data)
10 {
11 struct list *l;
13
    1 = malloc(sizeof *1);
     acquire(&listlock);
14
    1->data = data;
15
    1->next = list;
16
    list = 1;
     release(&listlock);
17 }
```

List implementation with locks

Critical section

• How can we implement acquire()?

Spinlock

```
21 void
22 acquire(struct spinlock *lk)

    Spin until lock is 0

23 {
   for(;;) {
24
                                 • Set it to 1
25
       if(!lk->locked) {
         lk \rightarrow locked = 1;
26
27
         break;
28
29
30 }
```

Still incorrect

```
21 void
22 acquire(struct spinlock *lk)
23 {
   for(;;) {
24
       if(!lk->locked) {
25
          lk \rightarrow locked = 1;
26
27
          break;
28
29
30 }
```

- Two CPUs can reach line #25 at the same time
 - See not locked, and
 - Acquire the lock
- Lines #25 and #26 need to be atomic
 - I.e. indivisible

Compare and swap: xchg

- Swap a word in memory with a new value
 - Return old value

Correct implementation

```
1573 void
1574 acquire(struct spinlock *lk)
1575 {
1580 // The xchg is atomic.
while(xchg(&lk->locked, 1) != 0)
1582
1592 }
```

xchgl instruction

```
0568 static inline uint
0569 xchg(volatile uint *addr, uint newval)
0570 {
0571 uint result;
0572
0573 // The + in "+m" denotes a read-modify-write
          operand.
      asm volatile("lock; xchgl %0, %1":
0574
                    "+m" (*addr), "=a" (result) :
0575
                    "1" (newval) :
0576
                    "cc");
0577
0578 return result;
0579 }
```

Correct implementation

```
1573 void
1574 acquire(struct spinlock *lk)
1575 {
. . .
1580
      // The xchg is atomic.
1581
      while(xchg(&lk->locked, 1) != 0)
1582
1584
      // Tell the C compiler and the processor to not move loads or
stores
1585
      // past this point, to ensure that the critical section's memory
1586
      // references happen after the lock is acquired.
      __sync_synchronize();
1587
. . .
1592 }
```

Thank you!