

SIA32

Instruction Formats

3 Register (3R) - 11

| | | | | | |
|---------------|--------|--------|-------------|--------|-----------|
| Immediate (8) | Rs1(5) | Rs2(5) | Function(4) | Rd (5) | Opcode(5) |
|---------------|--------|--------|-------------|--------|-----------|

2 Register (2R) - 10

| | | | | |
|----------------|-------|-------------|--------|-----------|
| Immediate (13) | Rs(5) | Function(4) | Rd (5) | Opcode(5) |
|----------------|-------|-------------|--------|-----------|

Dest Only (1R) - 01

| | | | |
|----------------|-------------|--------|-----------|
| Immediate (18) | Function(4) | Rd (5) | Opcode(5) |
|----------------|-------------|--------|-----------|

No Register (0R) - 00

| | |
|----------------|-----------|
| Immediate (27) | Opcode(5) |
|----------------|-----------|

A SIA32 opcode is made up of two parts – the operation and the instruction format. The opcode is made by combining the instruction code and then the instruction format. For example – a 3R math operation is opcode 00011.

Rs1 and Rs2 are the two source registers; Rd is the destination register.

Registers

There are 32 general purpose registers (R0 – R31). R0 is hard-coded to 0; writing to it leaves it unchanged (is a NO OP).

There are 2 special purpose registers: Stack pointer (SP), Program Counter (PC). These are not directly readable or writable but are changed by instructions like branch, call, return, push and pop.

Instruction Definition Matrix

| | 2R (11) | 3R (10) | Dest Only (01) | No R (00) |
|---------------------|---|--|--|---|
| Math (000) | $Rd \leftarrow Rd \text{ MOP } Rs$ | $Rd \leftarrow Rs1 \text{ MOP } Rs2$ | COPY: $Rd \leftarrow imm$ | HALT |
| Branch (001) | $pc \leftarrow Rs \text{ BOP } Rd? \text{ pc} + imm : pc$ | $pc \leftarrow Rs1 \text{ BOP } Rs2 ? \text{ pc} + imm : pc$ | JUMP: $pc \leftarrow pc + imm$ | JUMP: $pc \leftarrow imm$ |
| Call (010) | $pc \leftarrow Rs \text{ BOP } Rd? \text{ push pc; } pc + imm : pc$ | $pc \leftarrow Rs1 \text{ BOP } Rs2 ? \text{ push pc; } Rd + imm : pc$ | push pc; $pc \leftarrow Rd + imm$ | push pc; $pc \leftarrow imm$ |
| Push (011) | $mem[--sp] \leftarrow Rd \text{ MOP } Rs$ | $mem[--sp] \leftarrow Rs1 \text{ MOP } Rs2$ | $mem[--sp] \leftarrow Rd \text{ MOP } imm$ | UNUSED |
| Load (100) | $Rd \leftarrow mem[Rs + imm]$ | $Rd \leftarrow mem [Rs1 + Rs2]$ | $Rd \leftarrow mem [Rd + imm]$ | RETURN ($pc \leftarrow pop$) |
| Store (101) | $mem[Rd + imm] \leftarrow Rs$ | $Mem[Rd + Rs1] \leftarrow Rs2$ | $Mem[Rd] \leftarrow imm$ | UNUSED |
| Pop/interrupt (110) | PEEK: $Rd \leftarrow mem[sp - (Rs + imm)]$ | PEEK: $Rd \leftarrow mem [sp - (Rs1 + Rs2)]$ | POP: $Rd \leftarrow mem[sp++]$ | INTERRUPT: Push pc; $pc \leftarrow intvec[imm]$ |

imm = immediate value

mem = main memory

MOP (math op)

| Bit Pattern | Meaning |
|----------------------------|---|
| 1000 | and |
| 1001 | or |
| 1010 | xor |
| 1011 | not (negate op1; ignore op2) |
| 1100 | left shift ("op1" is the value to shift, "op2" is the amount to shift; ignore all but the lowest 5 bits) |
| 1101 | right shift ("op1" is the value to shift, "op2" is the amount to shift; ignore all but the lowest 5 bits) |
| 1110 | Add |
| 1111 | Subtract |
| 0111 | Multiply |
| Other values are not valid | |

BOP (boolean op)

| Bit Pattern | Meaning |
|----------------------------|----------------------------|
| 0000 | Equals (eq) |
| 0001 | Not Equal (neq) |
| 0010 | Less than (lt) |
| 0011 | Greater than or equal (ge) |
| 0100 | Greater than (gt) |
| 0101 | Less than or equal (le) |
| Other values are not valid | |