1. Description


1.1. Project

Project Name	VSD_TIM1PWM_USB_ADC_GPIO_ SPI
Board Name	VSD_TIM1PWM_USB_ADC_GPIO_ SPI
Generated with:	STM32CubeMX 4.23.0
Date	06/04/2018

1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F446
MCU name	STM32F446RETx
MCU Package	LQFP64
MCU Pin number	64


2. Pinout Configuration



3. Pins Configuration

1 VBAT Power 7 NRST Reset 8 PC0 I/O ADC1_IN10 9 PC1 I/O ADC1_IN11 10 PC2 I/O ADC1_IN12 11 PC3 I/O ADC1_IN13 12 VSSA Power 13 VDDA Power 14 PA0-WKUP I/O ADC1_IN0 15 PA1 I/O ADC1_IN1 16 PA2 I/O ADC1_IN2 18 VSS Power 19 VDD Power 20 PA4 I/O SPI1_NSS 21 PA5 I/O SPI1_SCK 22 PA6 I/O SPI1_MISO 23 PA7 I/O SPI1_MISO 26 PB0 I/O ADC1_INB 27 PB1 I/O TIM1_CH3N 30 VCAP_1 Power 31 VSS Power	Pin Number LQFP64	Pin Name (function after	Pin Type	Alternate Function(s)	Label
7 NRST Reset 8 PC0 I/O ADC1_IN10 9 PC1 I/O ADC1_IN11 10 PC2 I/O ADC1_IN12 11 PC3 I/O ADC1_IN13 12 VSSA Power 13 VDDA Power 14 PA0-WKUP I/O ADC1_IN0 15 PA1 I/O ADC1_IN1 16 PA2 I/O ADC1_IN2 18 VSS Power 19 VDD Power 20 PA4 I/O SPI1_NSS 21 PA5 I/O SPI1_SCK 22 PA6 I/O SPI1_MISO 23 PA7 I/O SPI1_MOSI 26 PB0 I/O ADC1_INB 27 PB1 I/O TIM1_CH3N 30 VCAP_1 Power		reset)	Davis		
8 PC0 I/O ADC1_IN10 9 PC1 I/O ADC1_IN11 10 PC2 I/O ADC1_IN12 11 PC3 I/O ADC1_IN13 12 VSSA Power 13 VDDA Power 14 PA0-WKUP I/O ADC1_IN0 15 PA1 I/O ADC1_IN1 16 PA2 I/O ADC1_IN2 18 VSS Power 19 VDD Power 20 PA4 I/O SPI1_NSS 21 PA5 I/O SPI1_SCK 22 PA6 I/O SPI1_MISO 23 PA7 I/O SPI1_MOSI 26 PB0 I/O ADC1_IN8 27 PB1 I/O TIM1_CH3N 30 VCAP_1 Power					
9 PC1 I/O ADC1_IN11 10 PC2 I/O ADC1_IN12 11 PC3 I/O ADC1_IN13 12 VSSA Power 13 VDDA Power 14 PA0-WKUP I/O ADC1_IN0 15 PA1 I/O ADC1_IN1 16 PA2 I/O ADC1_IN2 18 VSS Power 19 VDD Power 20 PA4 I/O SPI1_NSS 21 PA5 I/O SPI1_SCK 22 PA6 I/O SPI1_MISO 23 PA7 I/O SPI1_MOSI 26 PB0 I/O ADC1_IN8 27 PB1 I/O TIM1_CH3N 30 VCAP_1 Power				1001 11110	
10					
11 PC3 I/O ADC1_IN13 12 VSSA Power 13 VDDA Power 14 PA0-WKUP I/O ADC1_IN0 15 PA1 I/O ADC1_IN1 16 PA2 I/O ADC1_IN2 18 VSS Power 19 VDD Power 20 PA4 I/O SPI1_NS 21 PA5 I/O SPI1_SCK 22 PA6 I/O SPI1_MISO 23 PA7 I/O SPI1_MOSI 26 PB0 I/O ADC1_IN8 27 PB1 I/O TIM1_CH3N 30 VCAP_1 Power					
12 VSSA Power 13 VDDA Power 14 PA0-WKUP I/O ADC1_IN0 15 PA1 I/O ADC1_IN1 16 PA2 I/O ADC1_IN2 18 VSS Power 19 VDD Power 20 PA4 I/O SPI1_NSS 21 PA5 I/O SPI1_SCK 22 PA6 I/O SPI1_MISO 23 PA7 I/O SPI1_MOSI 26 PB0 I/O ADC1_IN8 27 PB1 I/O TIM1_CH3N 30 VCAP_1 Power					
13				ADC1_IN13	
14 PA0-WKUP I/O ADC1_IN0 15 PA1 I/O ADC1_IN1 16 PA2 I/O ADC1_IN2 18 VSS Power 19 VDD Power 20 PA4 I/O SPI1_NSS 21 PA5 I/O SPI1_SCK 22 PA6 I/O SPI1_MISO 23 PA7 I/O SPI1_MOSI 26 PB0 I/O ADC1_IN8 27 PB1 I/O TIM1_CH3N 30 VCAP_1 Power	12				
15 PA1 I/O ADC1_IN1 16 PA2 I/O ADC1_IN2 18 VSS Power 19 VDD Power 20 PA4 I/O SPI1_NSS 21 PA5 I/O SPI1_SCK 22 PA6 I/O SPI1_MISO 23 PA7 I/O SPI1_MOSI 26 PB0 I/O ADC1_IN8 27 PB1 I/O TIM1_CH3N 30 VCAP_1 Power	13		Power		
16 PA2 I/O ADC1_IN2 18 VSS Power 19 VDD Power 20 PA4 I/O SPI1_NSS 21 PA5 I/O SPI1_SCK 22 PA6 I/O SPI1_MISO 23 PA7 I/O SPI1_MOSI 26 PB0 I/O ADC1_IN8 27 PB1 I/O TIM1_CH3N 30 VCAP_1 Power	14	PA0-WKUP	I/O	ADC1_IN0	
18 VSS Power 19 VDD Power 20 PA4 I/O SPI1_NSS 21 PA5 I/O SPI1_SCK 22 PA6 I/O SPI1_MISO 23 PA7 I/O SPI1_MOSI 26 PB0 I/O ADC1_IN8 27 PB1 I/O TIM1_CH3N 30 VCAP_1 Power	15	PA1	I/O	ADC1_IN1	
19 VDD Power 20 PA4 I/O SPI1_NSS 21 PA5 I/O SPI1_SCK 22 PA6 I/O SPI1_MISO 23 PA7 I/O SPI1_MOSI 26 PB0 I/O ADC1_IN8 27 PB1 I/O TIM1_CH3N 30 VCAP_1 Power	16	PA2	I/O	ADC1_IN2	
20 PA4 I/O SPI1_NSS 21 PA5 I/O SPI1_SCK 22 PA6 I/O SPI1_MISO 23 PA7 I/O SPI1_MOSI 26 PB0 I/O ADC1_IN8 27 PB1 I/O TIM1_CH3N 30 VCAP_1 Power	18	VSS	Power		
21 PA5 I/O SPI1_SCK 22 PA6 I/O SPI1_MISO 23 PA7 I/O SPI1_MOSI 26 PB0 I/O ADC1_IN8 27 PB1 I/O TIM1_CH3N 30 VCAP_1 Power	19	VDD	Power		
22 PA6 I/O SPI1_MISO 23 PA7 I/O SPI1_MOSI 26 PB0 I/O ADC1_IN8 27 PB1 I/O TIM1_CH3N 30 VCAP_1 Power	20	PA4	I/O	SPI1_NSS	
23 PA7 I/O SPI1_MOSI 26 PB0 I/O ADC1_IN8 27 PB1 I/O TIM1_CH3N 30 VCAP_1 Power	21	PA5	I/O	SPI1_SCK	
26 PB0 I/O ADC1_IN8 27 PB1 I/O TIM1_CH3N 30 VCAP_1 Power	22	PA6	I/O	SPI1_MISO	
27 PB1 I/O TIM1_CH3N 30 VCAP_1 Power	23	PA7	I/O	SPI1_MOSI	
30 VCAP_1 Power	26	PB0	I/O	ADC1_IN8	
	27	PB1	I/O	TIM1_CH3N	
31 VSS Power	30	VCAP_1	Power		
	31	VSS	Power		
32 VDD Power	32	VDD	Power		
34 PB13 I/O TIM1_CH1N	34	PB13	I/O	TIM1_CH1N	
35 PB14 I/O TIM1_CH2N	35		I/O		
41 PA8 I/O TIM1_CH1					
42 PA9 I/O TIM1_CH2					
43 PA10 I/O TIM1_CH3					
44 PA11 I/O USB_OTG_FS_DM					
45 PA12 I/O USB_OTG_FS_DP					
46 PA13 I/O SYS_JTMS-SWDIO					
47 VSS Power				2.2_2	
48 VDD Power					
49 PA14 I/O SYS_JTCK-SWCLK				SYS JTCK-SWCLK	
60 BOOTO Boot				5.5_5.5K 6W6LK	
63 VSS Power					
64 VDD Power					

4. Clock Tree Configuration



Page 4

5. IPs and Middleware Configuration

5.1. ADC1

mode: IN0 mode: IN1 mode: IN2 mode: IN8 mode: IN10 mode: IN11 mode: IN12 mode: IN13

5.1.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler PCLK2 divided by 2

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode Disabled
Continuous Conversion Mode Disabled
Discontinuous Conversion Mode Disabled
DMA Continuous Requests Disabled

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC_Regular_ConversionMode:

Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None Rank 1

Channel 8 *

Sampling Time 3 Cycles

ADC_Injected_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

5.2. SPI1

Mode: Full-Duplex Master

Hardware NSS Signal: Hardware NSS Output Signal

5.2.1. Parameter Settings:

Basic Parameters:

Frame Format Motorola

Data Size 8 Bits

First Bit MSB First

Clock Parameters:

Prescaler (for Baud Rate) 2

Baud Rate 2.0 MBits/s *

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

Advanced Parameters:

CRC Calculation Disabled

NSS Signal Type Output Hardware

5.3. SYS

Debug: Serial Wire

Timebase Source: SysTick

5.4. TIM1

Clock Source: Internal Clock

Channel1: PWM Generation CH1 CH1N Channel2: PWM Generation CH2 CH2N Channel3: PWM Generation CH3 CH3N

5.4.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0
Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 0

Internal Clock Division (CKD)

No Division

Repetition Counter (RCR - 8 bits value) 0

Trigger Output (TRGO) Parameters:

Master/Slave Mode Disable (no sync between this TIM (Master) and its Slaves

Trigger Event Selection Reset (UG bit from TIMx_EGR)

Break And Dead Time management - BRK Configuration:

BRK State Disable BRK Polarity High

Break And Dead Time management - Output Configuration:

Automatic Output State Disable

Off State Selection for Run Mode (OSSR) Disable

Off State Selection for Idle Mode (OSSI) Disable

Lock Configuration Off

Dead Time 0

PWM Generation Channel 1 and 1N:

Mode PWM mode 1

Pulse (16 bits value) 0
Fast Mode Disable
CH Polarity High
CHN Polarity High
CH Idle State Reset
CHN Idle State Reset

PWM Generation Channel 2 and 2N:

Mode PWM mode 1

Pulse (16 bits value) 0
Fast Mode Disable
CH Polarity High
CHN Polarity High
CH Idle State Reset
CHN Idle State Reset

PWM Generation Channel 3 and 3N:

Mode PWM mode 1

Pulse (16 bits value) 0
Fast Mode Disable
CH Polarity High
CHN Polarity High
CH Idle State Reset
CHN Idle State Reset

5.5. USB OTG FS

Mode: Device_Only

5.5.1. Parameter Settings:

Speed Device Full Speed 12MBit/s

Endpoint 0 Max Packet size 64 Bytes

Enable internal IP DMA Disabled

Low power Disabled

Link Power Management Disabled

VBUS sensing Disabled

Signal start of frame Disabled

5.6. USB_DEVICE

Class For FS IP: Communication Device Class (Virtual Port Com)

5.6.1. Parameter Settings:

Basic Parameters:

USBD_MAX_NUM_INTERFACES (Maximum number of supported interfaces)

USBD_MAX_NUM_CONFIGURATION (Maximum number of supported configuration)

USBD_MAX_STR_DESC_SIZ (Maximum size for the string descriptors)

512

USBD_SUPPORT_USER_STRING (Enable user string descriptor)

Disabled

USBD_SELF_POWERED (Enabled self power)

Enabled

USBD_DEBUG_LEVEL (USBD Debug Level) 0: No debug message

USBD_LPM_ENABLED (Link Power Management) 1: Link Power Management supported

Class Parameters:

USB CDC Rx Buffer Size 2048
USB CDC Tx Buffer Size 2048

5.6.2. Device Descriptor:

Device Descriptor:

VID (Vendor IDentifier) 1155

LANGID_STRING (Language Identifier) English(United States)

MANUFACTURER_STRING (Manufacturer Identifier) STMicroelectronics

Device Descriptor FS:

VSD_TIM1PWM_USB_ADC_GPIO_SPI Project Configuration Report

PID (Product IDentifier) 22336

PRODUCT_STRING (Product Identifier) STM32 Virtual ComPort

SERIALNUMBER_STRING (Serial number) 0000000001A
CONFIGURATION_STRING (Configuration Identifier) CDC Config
INTERFACE_STRING (Interface Identifier) CDC Interface

* User modified value

6. System Configuration

6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PC0	ADC1_IN10	Analog mode	No pull-up and no pull-down	n/a	
	PC1	ADC1_IN11	Analog mode	No pull-up and no pull-down	n/a	
	PC2	ADC1_IN12	Analog mode	No pull-up and no pull-down	n/a	
	PC3	ADC1_IN13	Analog mode	No pull-up and no pull-down	n/a	
	PA0-WKUP	ADC1_IN0	Analog mode	No pull-up and no pull-down	n/a	
	PA1	ADC1_IN1	Analog mode	No pull-up and no pull-down	n/a	
	PA2	ADC1_IN2	Analog mode	No pull-up and no pull-down	n/a	
	PB0	ADC1_IN8	Analog mode	No pull-up and no pull-down	n/a	
SPI1	PA4	SPI1_NSS	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA5	SPI1_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA6	SPI1_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA7	SPI1_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	
TIM1	PB1	TIM1_CH3N	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB13	TIM1_CH1N	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB14	TIM1_CH2N	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA8	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA9	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA10	TIM1_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USB_OTG_ FS	PA11	USB_OTG_FS_ DM	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA12	USB_OTG_FS_ DP	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	

6.2. DMA configuration

nothing configured in DMA service

6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority	
Non maskable interrupt	true	0	0	
Hard fault interrupt	true	0	0	
Memory management fault	true			
Pre-fetch fault, memory access fault	true			
Undefined instruction or illegal state	true	0	0	
System service call via SWI instruction	true	0	0	
Debug monitor	true	0	0	
Pendable request for system service	true	0	0	
System tick timer	true	0	0	
USB On The Go FS global interrupt	true	0	0	
PVD interrupt through EXTI line 16	unused			
Flash global interrupt	unused			
RCC global interrupt	unused			
ADC1, ADC2 and ADC3 interrupts	unused			
TIM1 break interrupt and TIM9 global interrupt	unused			
TIM1 update interrupt and TIM10 global interrupt		unused		
TIM1 trigger and commutation interrupts and TIM11 global interrupt	unused			
TIM1 capture compare interrupt	unused			
SPI1 global interrupt	unused			
FPU global interrupt	unused			

^{*} User modified value

7. Power Consumption Calculator report

7.1. Microcontroller Selection

Series	STM32F4
Line	STM32F446
мси	STM32F446RETx
Datasheet	027107 Rev6

7.2. Parameter Selection

Temperature	25
Vdd	null

8. Software Project

8.1. Project Settings

Name	Value
Project Name	VSD_TIM1PWM_USB_ADC_GPIO_SPI
Project Folder	C:\Users\Joshua\Documents\Stm32CubeMX
Toolchain / IDE	SW4STM32
Firmware Package Name and Version	STM32Cube FW_F4 V1.17.0

8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	