# ECEN302 Lab 3 - Functions, Procedures, and Test Benches

Joshua Benfell - 300433229 August 18, 2020

- 1 Objectives
- 2 Methodology
- 2.1 Introduction
- 2.2 Challenges
- 2.3 Code
- 2.3.1 1-1 Procedures Add two Values

```
- Module Name: add_two_values_procedure
5 library IEEE;
6 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
  library UNISIM;
10
  use UNISIM. VComponents. all;
  Entity add_two_values_procedure Is Port (
13
      Signal ain: in STDLOGIC-VECTOR (3 downto 0);
14
      Signal bin: in STDLOGIC-VECTOR (3 downto 0);
      Signal sum: out STD_LOGIC_VECTOR (3 downto 0);
16
      Signal cout : out STD_LOGIC
17
18);
  end add_two_values_procedure;
19
  Architecture behavior of add_two_values_procedure Is
21
22
      Signal total_out : STDLOGIC_VECTOR (4 downto 0);
23
24
      procedure add_two_values (
25
          Signal ain_int : in STD_LOGIC_VECTOR (3 downto 0);
26
          Signal bin_int : in STD_LOGIC_VECTOR (3 downto 0);
27
          Signal total_out_int : out STD_LOGIC_VECTOR (4 downto 0)
      ) is
29
```

```
begin
31
           total_out_int(4 downto 0) <= ('0' & ain_int) + ('0' & bin_int);
32
      end add_two_values;
33
34
  begin
35
       cout \ll total_out(4);
36
37
      sum <= total_out(3 downto 0);
38
       process (ain, bin)
39
40
             add_two_values (ain, bin, total_out);
41
      end process;
42
43 end behavior;
```

#### code/lab311.vhd

```
Module Name: add_two_values_procedure_tb
3
  library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
  use STD. textio. all;
10
  use IEEE.std_logic_textio.all;
11
12
  library UNISIM;
13
  use UNISIM. VComponents. all;
14
15
  Entity add_two_values_procedure_tb Is
17
  end add_two_values_procedure_tb;
18
  Architecture behavior of add_two_values_procedure_tb Is
19
      Component add_two_values_procedure
20
      port (
21
           Signal ain: in STD_LOGIC_VECTOR (3 downto 0);
           Signal bin: in STDLOGIC_VECTOR (3 downto 0);
23
           Signal sum: out STD_LOGIC_VECTOR (3 downto 0);
           Signal cout : out STD_LOGIC
25
      );
26
      End Component;
28
      Signal count: STD_LOGIC_VECTOR (2 downto 0) := "000";
29
30
      Signal ain: STD_LOGIC_VECTOR (3 downto 0) := "0000";
31
      Signal bin: STD_LOGIC_VECTOR (3 downto 0) := "0000";
32
      Signal sum: STD_LOGIC_VECTOR (3 downto 0) := "0000";
33
      Signal cout : STDLOGIC := '0';
34
  begin
36
      DUT:
             add_two_values_procedure PORT MAP (
37
               ain \Rightarrow ain,
38
               bin \Rightarrow bin,
39
               sum \implies sum,
40
               cout => cout
41
            );
42
44
      process
```

```
variable k : integer := 0;
45
          —variable s : line;
46
47
      begin
48
49
           ain <= "0110"; bin <= "1010";
            -write (s, "ain = "); write (s, ain); write (s, "bin = "); write
51
              (s, bin); write (s, "cout = "); write (s, cout); write (s, "sum = ");
              "); write (s, sum);
            -writeline (output, s);
52
53
           for k in 0 to 4 loop
54
             wait for 5 ns;
56
             count \ll count + "1";
57
             ain \le ain + count;
58
             bin <= bin + count;</pre>
59
             —write (s, "ain = "); write (s, ain); write (s, "bin = "); write
60
                (s, bin); write (s, "cout = "); write (s, cout); write (s, "sum
                = "); write (s, sum);
              -writeline (output, s);
62
          end loop;
63
64
           wait;
65
66
          —write (s, "Simulation Ends");
67
          -writeline (output, s);
68
      end process;
70
71 end behavior;
```

code/lab311\_tb.vhd

#### 2.3.2 1-2 Calc Even Parity

```
— Module Name: calc_even_parity_procedure
5 library IEEE;
6 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
9
10 library UNISIM;
  use UNISIM. VComponents. all;
11
12
  Entity calc_even_parity_procedure Is Port (
13
      Signal ain: in STD_LOGIC_VECTOR (7 downto 0);
14
      Signal parity: out STD_LOGIC
15
16
  end calc_even_parity_procedure ;
17
18
19
20
  Architecture behavior of calc_even_parity_procedure
21
22
      procedure calc_even_parity (
23
          signal input : in STD_LOGIC_VECTOR (7 downto 0);
24
```

```
signal output : out std_logic
25
      ) is
26
       variable par_bit : STD_LOGIC := '0';
27
      begin
28
           for k in 0 to input 'length-1 loop
29
               par_bit := par_bit xor ain(k);
           end loop;
31
           output <= par_bit;
32
      end calc_even_parity;
33
35
  begin
36
      calc_even_parity(ain, parity);
37
  end behavior;
```

code/lab312.vhd

```
Module Name: calc_even_parity_procedure_tb
4
  library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
  use STD. textio. all;
10
11
  use IEEE.std_logic_textio.all;
  library UNISIM;
13
  use UNISIM. VComponents. all;
15
  Entity calc_even_parity_procedure_tb Is
16
  end calc_even_parity_procedure_tb;
17
18
  Architecture behavior of calc_even_parity_procedure_tb Is
19
      Component calc_even_parity_procedure
20
      port (
21
           Signal ain: in STD_LOGIC_VECTOR (7 downto 0);
22
           Signal parity: out STDLOGIC
23
      );
      End Component;
25
26
      Signal count: STDLOGIC_VECTOR (2 downto 0) := "000";
27
28
      Signal ain: STD_LOGIC_VECTOR (7 downto 0);
29
      Signal parity : STD_LOGIC;
30
31
  begin
32
      DUT:
             calc_even_parity_procedure PORT MAP (
33
               ain \Rightarrow ain,
34
               parity => parity
35
36
            );
37
      process
38
           variable k : integer := 0;
39
           —variable s : line;
40
42
      begin
```

```
43
           ain <= "10101000";
44
             -write (s, "ain = "); write (s, ain); write (s, "parity = ");
45
              write (s, parity);
           -writeline (output, s);
46
           for k in 0 to 4 loop
48
49
             wait for 5 ns;
50
             count \le count + "1";
51
             ain <= ain + count;
             —write (s, "ain = "); write (s, ain); write (s, "parity = ");
53
                write (s, parity);
             -writeline (output, s);
          end loop;
56
57
           wait;
58
59
          —write (s, "Simulation Ends");
60
          -writeline (output, s);
61
62
      end process;
63
64 end behavior;
```

code/lab312\_tb.vhd

#### 2.3.3 2-1 Functions Add Two Values

```
- Module Name: add_two_values_function
 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
9
10 library UNISIM;
  use UNISIM. VComponents. all;
11
  Entity add_two_values_function
                                   Is Port (
13
      Signal ain: in STD_LOGIC_VECTOR (3 downto 0);
14
      Signal bin: in STD_LOGIC_VECTOR (3 downto 0);
      Signal sum: out STD_LOGIC_VECTOR (4 downto 0)
16
17);
  end add_two_values_function ;
18
19
  Architecture behavior of add_two_values_function
20
21
      signal ain_int : STD_LOGIC_VECTOR(4 downto 0);
22
      signal bin_int : STD_LOGIC_VECTOR(4 downto 0);
23
24
      function add_two_values (signal ain, bin : in STD_LOGIC_VECTOR)
25
      return std_logic_vector is
26
          variable result : STDLOGIC_VECTOR(4 downto 0);
27
      begin
28
          result := ain + bin;
29
          return result;
      end add_two_values;
31
```

```
begin
    ain_int <= "0" & ain;
    bin_int <= "0" & bin;

process (ain_int, bin_int) begin
    sum <= add_two_values(ain_int, bin_int);
end process;
end behavior;</pre>
```

code/lab321.vhd

```
Module Name: add_two_values_function_tb
3
  library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
  use STD. textio. all;
10
  use IEEE.std_logic_textio.all;
11
  library UNISIM;
13
  use UNISIM. VComponents. all;
14
15
  Entity add_two_values_function_tb Is
16
  end add_two_values_function_tb;
17
18
  Architecture behavior of add_two_values_function_tb Is
19
      Component add_two_values_function
20
      port (
21
           Signal ain: in STD_LOGIC_VECTOR (3 downto 0);
22
           Signal bin: in STD_LOGIC_VECTOR (3 downto 0);
23
           Signal sum: out STD_LOGIC_VECTOR (4 downto 0)
      );
25
      End Component;
26
      Signal count: STD_LOGIC_VECTOR (2 downto 0) := "000";
28
29
      Signal ain: STD_LOGIC_VECTOR (3 downto 0);
30
      Signal bin : STD_LOGIC_VECTOR (3 downto 0);
31
      Signal sum: STD_LOGIC_VECTOR (4 downto 0);
32
33
  begin
34
      DUT:
             add_two_values_function PORT MAP (
               ain \Rightarrow ain,
36
               bin \Rightarrow bin,
37
               sum \implies sum
38
39
            );
40
      process
41
           variable k : integer := 0;
            -variable s : line;
43
44
      begin
45
46
           ain <= "0110"; bin <= "1010";
47
```

```
write (s, "ain = "); write (s, ain); write (s, "bin = "); write
48
              (s, bin); write (s, "sum = "); write (s, sum);
            -writeline (output, s);
49
          for k in 0 to 4 loop
             wait for 5 ns;
53
            count \ll count + "1";
54
            ain <= ain + count;
55
            bin \le bin + count;
             —write (s, "ain = "); write (s, ain); write (s, "bin = "); write
57
                (s, bin); write (s, "sum = "); write (s, sum);
            -writeline (output, s);
          end loop;
60
61
          wait;
62
63
          —write (s, "Simulation Ends");
64
          -writeline (output, s);
65
      end process;
67
68 end behavior;
```

code/lab321\_tb.vhd

### 2.3.4 2-2 Calc Ones

```
- Module Name: calc_ones_function
3
 library IEEE;
6 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
9
  library UNISIM:
10
  use UNISIM. VComponents. all;
11
  Entity calc_ones_function Is Port (
13
      Signal ain: in STD_LOGIC_VECTOR (7 downto 0);
14
      Signal number_of_ones : out STD_LOGIC_VECTOR (2 downto 0)
15
  );
16
  end calc_ones_function ;
17
18
  Architecture behavior of calc_ones_function
19
20
      function count_ones (
21
          signal input : std_logic_vector (7 downto 0)
22
23
      return std_logic_vector is
24
          variable count : std_logic_vector (2 downto 0) := "000";
25
      begin
26
         for k in 0 to input 'length-1 loop
27
28
              if (input(k) = '1') then
                 count := count + 1;
29
              end if;
30
         end loop;
32
      return count;
```

```
end count_ones;

begin
number_of_ones <= count_ones(ain);

end behavior;

end behavior;

</pre>
```

code/lab322.vhd

```
Module Name: calc_ones_function_tb
3
4
  library IEEE;
6 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
9
  use STD. textio. all;
10
  use IEEE.std_logic_textio.all;
11
  library UNISIM;
  use UNISIM. VComponents. all;
14
  Entity calc_ones_function_tb Is
16
  end calc_ones_function_tb;
17
18
  Architecture behavior of calc_ones_function_tb Is
19
      Component calc_ones_function
20
      port (
21
           Signal ain: in STDLOGIC-VECTOR (7 downto 0);
22
           Signal number_of_ones : out STD_LOGIC_VECTOR (2 downto 0)
23
      );
24
      End Component;
26
      Signal count: STD_LOGIC_VECTOR (2 downto 0) := "000";
27
28
      Signal ain: STD_LOGIC_VECTOR (7 downto 0);
29
      Signal number_of_ones : STD_LOGIC_VECTOR (2 downto 0);
30
31
32
  begin
      DUT:
             calc_ones_function PORT MAP (
33
               ain \Rightarrow ain,
34
               number_of_ones \Rightarrow number_of_ones
35
            );
36
37
      process
38
           variable k : integer := 0;
39
           —variable s : line;
40
41
      begin
42
43
           ain <= "01001010";
44
           wait for 5 ns;
45
             write (s, "ain = "); write (s, ain); write (s, "number of ones =
46
              "); write (s, number_of_ones);
            -writeline (output, s);
48
```

```
for k in 0 to 4 loop
49
50
             wait for 5 ns;
51
             count \le count + "1";
             ain <= ain + count;
53
              -write (s, "ain = ");
                                      write (s, ain); write (s, "number of ones
                = "); write (s, number_of_ones);
              -writeline (output, s);
56
          end loop;
57
58
           wait;
59
60
          —write (s, "Simulation Ends");
61
          -writeline (output, s);
62
63
      end process;
65 end behavior;
```

code/lab322\_tb.vhd

#### 2.3.5 3-1 RCA Test Bench

```
- Module Name: rca_dataflow_tb
5 library IEEE;
6 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
9
use STD. textio. all;
  use IEEE.std_logic_textio.all;
11
  library UNISIM;
  use UNISIM. VComponents. all;
14
16 Entity rca_dataflow_tb Is
  end rca_dataflow_tb;
17
18
  Architecture behavior of rca_dataflow_tb Is
19
      Component rca_dataflow
20
      port (
                : in STD_LOGIC_VECTOR (3 downto 0);
22
               : in STD_LOGIC_VECTOR (3 downto 0);
          b
23
          cin : in STD_LOGIC;
24
              : out STD_LOGIC_VECTOR (3 downto 0);
          cout : out STD_LOGIC
26
      );
27
      End Component;
      Signal count: STD_LOGIC_VECTOR (2 downto 0) := "000";
30
      Signal cout_expected: STD_LOGIC;
31
32
      Signal a : STDLOGIC-VECTOR (3 downto 0);
33
      Signal b : STDLOGIC-VECTOR (3 downto 0);
34
      Signal c : STDLOGIC;
35
      Signal test_failed : STD_LOGIC;
      Signal cout_compare1 : STD_LOGIC;
37
```

```
Signal s_compare1 : STD_LOGIC;
38
       Signal s_compare2 : STD_LOGIC;
39
       Signal s_int : STD_LOGIC_VECTOR (3 downto 0);
40
       Signal cout : STD_LOGIC;
41
42
       procedure add_two_values (
           a_in : in std_logic_vector(3 downto 0);
44
           b_in : in std_logic_vector(3 downto 0);
45
           c_in : in std_logic;
46
47
           sum : out std_logic_vector(4 downto 0)
48
       ) is
49
50
       begin
           sum := ("0" \& a_in) + ("0" \& b_in) + ("0" \& c_in);
      end add_two_values;
53
54
  begin
55
      DUT:
             rca_dataflow PORT MAP (
56
                a \implies a,
57
               b \implies b,
                cin \Rightarrow c,
59
                s \implies s_i n t
60
                cout => cout
61
            );
62
63
       process
64
           variable k : integer := 0;
65
           variable s : line;
           variable sum_out : STD_LOGIC_VECTOR (4 downto 0);
67
68
       begin
69
70
           a <= "0100"; b <= "1010"; c <= '0'; count <= "000"; test_failed <=
71
               '0';
           wait for 10 ns;
           add_two_values(a, b, c, sum_out);
74
           cout\_expected \le sum\_out(4);
75
76
           wait for 10 ns;
77
           write (s, string'("a = "));
78
           write (s, a);
79
           write (s, string'("b = "));
80
                  (s, b);
           write
81
           write (s, string'("cin = "));
82
           write (s, c);
83
           write (s, string '(" sum expected = "));
           write (s, sum_out);
85
           write (s, string '(" cout expected = "));
86
           write (s, cout_expected);
87
           write (s, string '(" actual sum = "));
89
           write (s, s_int);
           write (s, string '(" actual cout = "));
90
           write (s, cout);
91
           writeline (output, s);
93
           cout_compare1 <= cout_expected XOR cout;</pre>
94
           s_{compare2} \le (sum_{out}(3) XOR s_{int}(3)) OR (sum_{out}(2) XOR s_{int}(2))
```

```
OR (sum\_out(1) XOR s\_int(1)) OR (sum\_out(0) XOR s\_int(0)) ;
            if (cout_compare1 = '1') or (s_compare2 = '1') then
97
                 test\_failed \ll '1';
98
            end if;
99
            for k in 1 to 4 loop
101
              count \ll count + "1";
103
              wait for 10 ns;
              a \le a + count; b \le b - count;
105
              add_two_values(a, b, c, sum_out);
106
              cout\_expected \le sum\_out(4);
107
              wait for 10 ns;
109
                write (s, string'("a = "));
                write (s, a);
111
                write (s, string'("b = "));
112
                write (s, b);
113
                write (s, string'("cin = "));
114
                write (s, c);
                write (s, string '(" sum expected = "));
                write (s, sum_out);
117
                write (s, string '(" cout expected = "));
118
                write (s, cout_expected);
119
                write (s, string '(" actual sum = "));
120
                write (s, s_int);
121
                write (s, string '(" actual cout = "));
                write (s, cout);
                writeline (output, s);
124
125
              cout_compare1 <= cout_expected XOR cout;</pre>
126
              s_{compare1} \leftarrow (sum_{out}(3) \times S_{int}(3)) \circ R (sum_{out}(2) \times S_{int}(3)) \circ R
                  s_{int}(2) OR (sum_{out}(1) XOR s_{int}(1)) OR (sum_{out}(0) XOR)
                  s_{int}(0);
              if (cout_compare1 = '1') or (s_compare2 = '1') then
129
                test_failed <= '1';
130
              end if;
131
            end loop;
132
134
            a <= "1000"; b <= "0011"; c <= '1'; count <= "000";
135
            wait for 10 ns;
137
            add_two_values(a, b, c, sum_out);
            cout\_expected \le sum\_out(4);
139
140
            wait for 10 ns;
141
            write (s, string'("a = "));
142
            write (s, a);
143
            write (s, string'("b = "));
            write (s, b);
145
            write (s, string'("cin = "));
146
            write (s, c);
147
            write (s, string '(" sum expected = "));
148
            write (s, sum_out);
149
            write (s, string '(" cout expected = "));
            write (s, cout_expected);
```

```
write (s, string '(" actual sum = "));
            write (s, s_int);
153
            write (s, string '(" actual cout = "));
            write (s, cout);
            writeline (output, s);
156
            cout_compare1 <= cout_expected XOR cout;
158
            s_{compare2} \le (sum_{out}(3) XOR s_{int}(3)) OR (sum_{out}(2) XOR s_{int}(2))
159
                OR (sum\_out(1) XOR s\_int(1)) OR (sum\_out(0) XOR s\_int(0)) ;
160
            if (cout_compare1 = '1') or (s_compare2 = '1') then
161
                 test\_failed <= '1';
162
            end if;
163
            for k in 2 to 4 loop
              count \ll count + '1';
166
167
              wait for 10 ns;
168
              a \le a - count; b \le b + count;
169
              add_two_values(a, b, c, sum_out);
              cout\_expected \le sum\_out(4);
              wait for 10 ns;
173
                 write (s, string'("a = "));
174
                 write (s, a);
175
                 write (s, string'("b = "));
176
                 write (s, b);
                 write (s, string'("cin = "));
                 write (s, c);
                 write (s, string '(" sum expected = "));
180
                 write (s, sum_out);
181
                 write (s, string '(" cout expected = "));
182
                 write (s, cout_expected);
                 write (s, string '(" actual sum = "));
184
                 write (s, s_int);
185
                 write (s, string'("actual cout = "));
186
                 write (s, cout);
187
                 writeline (output, s);
188
189
              cout_compare1 <= cout_expected XOR cout;</pre>
190
              s_{\text{compare1}} \le (sum_{\text{out}}(3) \text{ XOR } s_{\text{int}}(3)) \text{ OR } (sum_{\text{out}}(2) \text{ XOR})
191
                  s_int(2)) OR (sum_out(1) XOR s_int(1)) OR (sum_out(0) XOR
                  s_{int}(0);
              if (cout_compare1 = '1') or (s_compare1 = '1') then
                 test\_failed \ll '1';
              end if;
195
            end loop;
197
            wait for 10 ns;
198
199
            if (test\_failed = '1') then
                 write (s, string '("Simulation DONE"));
201
                 write (s, string '(" Test Failed"));
202
                 writeline (output, s);
203
            else
                 write (s, string '("Simulation DONE"));
205
                 write (s, string '(" Test Passed"));
206
                 writeline (output, s);
```

```
208 end if;
209
210 wait;
211 end process;
212 end behavior;
```

code/lab331\_tb.vhd

#### 2.3.6 3-2 Waveform Generator Testbench

```
- Module Name: waveform_generation_tb
5 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  library UNISIM;
  use UNISIM. VComponents. all;
9
10
  Entity waveform_generation_tb Is
11
  end waveform_generation_tb;
12
13
  Architecture behavior of waveform_generation_tb Is
14
15
       Signal a : STDLOGIC := '0';
       Signal g1 : STD_LOGIC := '0';
16
       Signal g2 : STD_LOGIC := '1';
17
18
19
  begin
20
       process
21
       begin
22
           wait for 40ns;
23
           a <= '1';
24
           wait for 20ns;
25
           g1 <= ',1';
26
           wait for 20ns;
27
           g2 <= '0';
28
           wait for 20ns;
29
           a <= '0';
           wait for 20ns;
31
           g1 <= '0';
32
           wait for 20ns;
33
           g2 <= '1';
       end process;
35
36
37
38 end behavior;
```

code/lab332\_tb.vhd

## 3 Questions