ECEN302 Lab 5 - IP Catalog

Joshua Benfell - 300433229

September 19, 2020

1 Introduction

The main objective of this lab was to become familiar with the IP catalog and implement a counter utilising a pre-made component. Using a pre-defined seven segment display decoder in conjunction with a clock defined by the vivado clocking wizard from the IP catalog, a 2 digit BCD counter was implemented on an FPGA. Doing this with the IP catalog demonstrates how we as FPGA designers don't have to reinvent the wheel and can speed up development time.

2 1 Hz Clock

To make the 1Hz clock the IP Catalog was first used to select a pre-made step down clock. This clock was configured such that it took a 100MHz clock as an input and outputted a 5MHz clock. This then had to be stepped down to a 1Hz clock which was done with a 2.5 million counter to provide 1 second at a 50% duty cycle.

The ports enabled on the auto-generated clock module were the clk_in and clk_out pins, and the reset and locked pins. The reset pin was used to restart the 5MHz cycle and would turn off the locked led which proves the locked ports function of identifying if the clock is running.

Additional functionality that was added to this is an enable switch. I had issues implementing this as I initially had the enable pin wrapping around the clk functionality (the conversion to a 1Hz clock.). This turned out to cause clocking issues as it was tying the clocks function to an asynchronous input. The solution to this was to make the clock the main wrapper in the process and inside that clocked function, if the enable bit was set, then have the clock out bit set to the one hz clock.

3 Two Digit Counter

The next segment of code added was a two digit counter. This was also done with the IP catalog as this greatly reduced the time to develop this program. This was initially done with each counter having the pins CLK, SCLR, THRESH0 and Q. CLK was the input 1Hz clock, SCLR was the synchronous clear, which at this point I couldn't get working as it required the clock to clear and the clock was being halted on the reset. The THRESH0 pin was configured to output high when the counter reach 9. By tying this as the clock input to the second counter, it caused the count to go 08, 19, 10, which is clearly wrong. This was solved by adding the concurrent line 'flipOver;= not threshold;' as the second counters clock is forced to wait a cycle of the 1 hz clock.

As this didn't work with the reset due to the synchronous clear requiring a clock and not receiving one, I attempted to implement it without IP blocks and instead within the processes. This worked as a normal counter, but I couldn't get the reset function working and the counter would go 99, A0, 00, which is also not correct, so I revisited the IP Block version.

Retrying with IP blocks, I added the Clock enable pin and set up the output of counter 1s threshold bit to the CE pin. This was set up so that the SCLR function would take priority over the CE function. From here, both counters were tied to the 1Hz clock and the compromise of not resetting the clock had to be made as I prioritised resetting the counter and could not figure out how to do both. This worked as a functional counter with the reset ability and didn't count weird. However, not everything was able to be reset.

It was also found that the keyword open could be used to indicate to vivado that no connection was on a port which saved me creating a dummy signal for the second counters threshold bit. I was also able to remove the flipover line as this was no longer necessary due to the clock enable pin allowing the next clock cycle.

4 Code

```
Company:
     Engineer:
     Create Date: 12.09.2019 13:30:19
     Design Name:
     Module Name: one_second_clock_behaviour - Behavioural
     Project Name:
     Target Devices:
  — Tool Versions:
     Description:
11
12
     Dependencies:
14
     Revision:
15
     Revision 0.01 - File Created
     Additional Comments:
18
19
20
21
 library IEEE;
22
 use IEEE.STD_LOGIC_1164.ALL;
use IEEE. numeric_std.ALL;
  — Uncomment the following library declaration if using
   - arithmetic functions with Signed or Unsigned values
   -use IEEE.NUMERIC_STD.ALL;
    Uncomment the following library declaration if instantiating
    any Xilinx leaf cells in this code.
  —library UNISIM;
  —use UNISIM. VComponents. all;
33
  entity one_second_clock_behaviour is
34
      Port ( mclk : in STD_LOGIC; -

    Master Clock 100MHz

35
             reset : in STDLOGIC;
                                    — Reset Bit BTNU
             enable: in STDLOGIC; —
                                         Enable Input SW0
37
```

```
clk_out : out STD_LOGIC; — Output LED LD0
38
              lock: out STD_LOGIC; — MMCM Lock Output SW15. High when enable
39
                 is low.
             segmentOut: out STD_LOGIC_VECTOR(6 downto 0);
40
             segmentEnable: out STD_LOGIC_VECTOR(7 downto 0));
41
  end one_second_clock_behaviour;
43
  architecture Behavioural of one_second_clock_behaviour is
44
45
  component clk_5MHz
47
  port
   (— Clock in ports
48
   — Clock out ports
49
    clk_out1
                      : out
                                 std_logic;
       Status and control signals
51
    reset
                       : in
                                 std_logic;
    locked
                                 std_logic;
53
                       : out
    clk_in1
                       : in
                                 std_logic
   );
  end component;
56
  COMPONENT c_counter_binary_0
58
    PORT (
59
      CLK: IN STD_LOGIC;
60
      CE: IN STD_LOGIC;
61
      SCLR: IN STD_LOGIC;
62
      THRESHO: OUT STDLOGIC;
63
      Q : OUT STDLOGIC_VECTOR(3 DOWNTO 0)
64
65
 END COMPONENT;
66
67
  component ssd_decoder
68
  port
   ( clk : in STD_LOGIC;
70
     in_0 : in STD_LOGIC_VECTOR (3 downto 0);
     in_1 : in STD_LOGIC_VECTOR(3 downto 0);
     Seg_Out : out STD_LOGIC_VECTOR (6 downto 0);
73
     Seg_enable : out STDLOGIC_VECTOR(7 downto 0)
74
   );
75
  end component;
77
78
  signal counter: integer := 0;
  signal clk_1Hz : STD_Logic := '0';
  signal clk5_out: STDLOGIC;
82 signal clk500: std_logic;
  signal threshold :std_LOGIC;
signal num0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
  signal num1 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
87
  signal segOut : STD_LOGIC_VECTOR(6 downto 0);
  signal segEn : STD_LOGIC_VECTOR(7 downto 0);
90
91
  signal flipOver : std_logic := '0';
93
94
95 begin
```

```
96
   clk5 : clk_5MHz
97
       port map (
98
              Clock out ports
99
            clk_out1 \implies clk_out,
100

    Status and control signals

            reset \Rightarrow '0',
            locked \Rightarrow lock,
           — Clock in ports
104
            clk_in1 \implies mclk
        );
106
    ssd : ssd\_decoder
108
        port map (
109
             clk \Rightarrow clk500,
             in_0 = num0,
111
             in_1 => num1,
112
             Seg_Out => segmentOut,
113
             Seg_enable => segmentEnable
114
        );
117
   Counter0 : c_counter_binary_0
     PORT MAP (
118
        CLK \Rightarrow clk_1Hz,
119
        CE \Rightarrow '1',
120
        SCLR \Rightarrow reset,
121
        THRESH0 \Rightarrow threshold,
        Q \implies num0
123
124
     );
125
   Counter1 : c_counter_binary_0
126
        PORT MAP (
127
             CLK \Rightarrow clk_1Hz,
128
             CE => threshold,
129
             SCLR \Rightarrow reset,
130
             THRESH0 \Rightarrow open,
             Q \implies num1
        );
   clock_divider: process (clk5_out)
   begin
137
        if (clk5_out'event and clk5_out='1') then — Count to 5 million
138
             counter <= counter + 1;
139
             if (counter = 2500000) then — Once we hit 5 million toggle the 1
140
                 Hz clock
                  if (enable = '1') then
141
                       clk_1Hz \le not clk_1Hz;
142
                  end if;
143
                  counter \leq 0;
144
             end if;
145
             if (counter \mod 500 = 0) then
146
                  clk500 \le not clk500;
147
             end if;
148
149
             if (enable = '1') then
                  clk_out <= clk_1Hz; — Set LD0 to the state of the 1Hz Clock
             end if;
153
```

```
end if;
end process;

flipOver <= not threshold; — Makes the switch happen on the falling edge
end Behavioural;
```

 $code/one_second_clock_behaviour.vhd$