ECEN302 Lab 4 - Finite State Machines

Joshua Benfell - 300433229

August 30, 2020

1 Objectives

The primary objectives of this lab was to implement and understand different types of finite state machines. The machines that are being implemented here are the Mealy FSM and the Moore FSM. From doing this we will gain an understanding of the pros and cons of each type and where to use them.

2 Methodology

2.1 Introduction

In this lab a mealy and moore state machine will be implemented. The mealy state machine will be implemented as a mod three counter. The moore state machine will be designed such a particular 2 bit input will result in a predefined output. This will be done using the VHDL language.

2.2 Mealy FSM

A mod three counter was implemented as a mealy state machine. How this works is by inputting individual bits one at a time, if the current number of 1s seen is a multiple of 3, it will output high. The bit value is passed into the state machine on the rising edge of the clock cycle.

This was very difficult to think about as a mealy state machine due to there being so few states. A mealy state machine defines it's output based on the current state and the current input, however, there weren't enough states to make this an easy mealy state machine to think about.

The diagram for this FSM can be seen in Figure 1. The way this functions is that any input on states 1 and 2 output a 0. On state 1, if the input is a 0, the output is zero and if the input is a 1 the output is 1. This has the bug in that, due to the input not being passed through until the clock is done, the initial change to 1 causes an output of 1.

To verify the functionality a test bench was created to toggle the reset and input bits. The results of this testbench can be seen in Figure 2. From this we can see that aside from the aforementioned bug, the FSM functions as intended. 0 has been considered not a multiple of 3 as the example testbench results provided had the issue of it not making reset output a 0. So because of the inaccuracies, I opted to keep the reset as a 0 output, and ignore no input as a multiple of 3. The other discrepancy in the lab script is that the count of 6, if the input is 0, the output is 0. This is despite a count of 6 being a multiple of 3.




Figure 1: Mod 3 Mealy State Machine Diagram

So, this has been followed in this implementation, hence state 0 causing a 0 output on a 0 input.



Figure 2: Mod 3 Mealy State Machine Testbench Output

2.3 Moore FSM

The next type of FSM implemented is the moore state machine. On the input of 01 then 00, the output will become 0. On the input of 11 then 00, the output will become 1. On the input of 10 then 00, the output will toggle from it's current state. This state machine was implemented with 9 states, 1 for each case including when it was coming from a specific output route. The states are articulated in Figure 3 and it is laid out as TargetState: Input. This state machine is better implemented as a mealy state machine with the output fed back in as an input as it has events like toggling, which caused the biggest issue when thinking about how to implement this. Also, due to the fact that the input was a sequence of a pair and then 00, it caused issues in that the sequence could change before a 00, which meant that each state needed to be able to go between itself and a different sequence, which became even more complicated due to the toggle state. So to combat this, there is a route for if the output is 0 and if the output is 1. This solved all of the issues, but is much more complicated than if this were a mealy state machine. It is definitely possible to simplify this system, I couldn't think of a simpler way to do it though.

A testbench was created that provided the same input sequence as that provided in the lab script. This resulted in a similar simulation output to the provided in the lab script, shown in Figure 3. The major difference between this and the script image is the lack of a reset bit. This bit was not included because it wasn't really mentioned as an input into the system in the lab script as the primary input was the two bit sequence. So it was overlooked, and before I had noticed it was near the end of the session and I had already spent so long trying to get the state machines working in the first place.




Figure 3: Moore State Machine Diagram



Figure 4: Moore State Machine Testbench Output

2.4 Code

2.4.1 Mealy State Machine

```
count : out STD_Logic_vector (3 downto 0) := "0000");
10
end Mealy_FSM_Mod_Three;
12
  architecture Behavioral of Mealy_FSM_Mod_Three is
13
14
  type state_type is (S0, S1, S2);
15
  signal state, next_state : state_type; — Define signals for the states
16
  signal counter: unsigned (3 downto 0) := "0000";
17
18
  begin
19
20
21 SYNC_PROC : process (clk)
  begin
22
       if rising_edge(clk) then
23
            if (reset = '1') then
24
                state \le S0;
                counter <= "0000";
26
            else
27
                state <= next_state;
28
           end if;
29
            if (ain = '1') then
                counter <= counter + 1;
32
           end if;
33
       end if;
34
  end process;
35
36
  OUTPUT_DECODE : process(state, ain)
37
  begin
       case (state) is
39
           when S0 \Rightarrow
40
                if (ain = '1') then
41
42
                    yout <= '1';
                else
43
                     yout \ll '0';
44
                end if;
46
           when others \Longrightarrow
                yout <= '0';
47
       end case;
48
49
  end process;
50
51 NEXT_STATE_DECODE : process (state, ain)
  begin
52
       next_state \ll S0;
53
       case (state) is
54
           when S0 \Rightarrow
                if (ain = '1') then
56
57
                     next_state \ll S1;
                else
58
                     next_state \le S0;
59
                end if;
60
           when S1 \Rightarrow
61
                if (ain = '1') then
62
                     next_state \ll S2;
63
                else
64
                     next_state \ll S1;
65
                end if;
66
           when S2 \Rightarrow
67
               if (ain = '1') then
```

```
next_state \le S0;
69
                 else
70
                      next_state \ll S2;
71
                 end if;
72
            end case;
73
  end process;
75
  count <= std_logic_vector (counter);</pre>
76
77
78 end Behavioral;
```

$code/Mealy_FSM_Mod_Three.vhd$

```
1 library IEEE;
<sup>2</sup> use IEEE.STD_LOGIC_1164.ALL;
3
  entity Mealy_tb is
       Port ();
6 end Mealy_tb;
  architecture Behavioral of Mealy_tb is
       component Mealy_FSM_Mod_Three
9
       Port ( ain : in STD_LOGIC;
10
11
              yout : out STD_LOGIC;
               clk: in STDLOGIC;
12
               reset : in STD_LOGIC;
13
               count : out std_logic_vector (3 downto 0)
14
15
       end Component;
16
17
       signal clk_int
                             : std\_logic := '0';
18
                             : STD_LOGIC := '0';
       Signal ain_int
19
                             : std_logic_vector (3 downto 0) := "0000";
20
       signal count_int
       signal yout_int
                             : std_logic := '0';
21
       signal reset_int
                             : std\_logic := '0';
22
23
  begin
       uut: Mealy_FSM_Mod_Three port map (
24
           ain => ain_int,
           yout => yout_int,
26
27
           clk \Rightarrow clk_int,
           reset => reset_int ,
28
           count => count_int
29
       );
30
31
33
34
       process
35
       begin
36
           reset_int \ll '1';
37
           wait for 20ns;
           reset_int \ll 0;
39
           wait for 20ns;
40
           ain_int \ll '1';
41
           wait for 20ns;
42
           ain_int \ll '0';
43
           wait for 60ns;
44
           ain_int \ll '1';
45
           wait for 40ns;
46
           ain_int \ll '0';
47
```

```
wait for 40ns;
end process;

clk_int <= not clk_int after 5ns;
end Behavioral;
```

code/Mealy_tb.vhd

2.4.2 Moore State Machine

```
1 library IEEE;
<sup>2</sup> use IEEE.STD_LOGIC_1164.ALL;
  entity MOOREFSM is
4
       Port ( ain : in STD_LOGIC_VECTOR (1 downto 0);
5
               yout : out STD_LOGIC;
6
               clk : in STDLOGIC);
  end MOORE_FSM;
9
  architecture Behavioral of MOOREFSM is
11
12 type state_type is (S0, S1, S2, S3, S4, S5, S6, S7, S8);
signal state, next_state : state_type;
  signal output : std_logic := '0';
15
  begin
16
17
      SYNCPROC: process (clk)
18
19
       begin
           if rising_edge(clk) then
20
                state <= next_state;
21
           end if;
22
23
      end process;
24
      OUTPUT DECODE : process (state)
25
26
       begin
           case (state) is
27
                when S0 \Rightarrow
28
                    output <= '0';
29
                when S7 \Rightarrow
30
                    output <= '0';
31
                when S8 \Rightarrow
                    output <= '1';
33
                when others =>
                    output <= output;
35
           end case;
36
        end process;
37
        yout <= output;</pre>
39
40
      NEXT_STATE_DECODE : process (state, ain)
41
       begin
42
           next_state \ll S0;
43
           case (state) is
44
                   State 0
45
46
                when S0 \Rightarrow
                     if (ain = "01") then
47
                         next_state <= S1;
48
                     elsif (ain = "10") then
49
                         next_state \ll S2;
50
```

```
elsif (ain = "11") then
51
                          next_state \ll S3;
52
53
                          next_state \ll S0;
54
                      end if;
                    State 1
57
                 when S1 \Rightarrow
                      if (ain = "01") then
58
                          next_state \le S1;
59
                      elsif (ain = 10) then
60
                          next_state <= S2;
61
                      elsif (ain = "11") then
62
                           next_state \ll S3;
63
                      else
64
                           next_state \ll S7;
65
                     end if;
66
                    State 2
67
                 when S2 \Rightarrow
68
                      if (ain = "01") then
69
                           next_state \le S1;
70
                      elsif (ain = "10") then
                          next_state \le S2;
72
                      elsif (ain = "11") then
73
                          next_state \ll S3;
74
                      else
                          next_state \le S8;
76
                      end if;
                 — State 3
                 when S3 \Rightarrow
                      if (ain = "01") then
80
                          next_state \le S1;
81
                      elsif (ain = "10") then
82
                          next_state \le S2;
                      elsif (ain = "11") then
84
                          next_state \ll S3;
85
                      else
86
87
                          next_state \le S8;
                     end if;
88
                   - State 4
89
                 when S4 \Rightarrow
90
                     if (ain = "01") then
91
                          next_state <= S4;
92
                      elsif (ain = "10") then
93
                           next_state <= S5;
94
                      elsif (ain = "11") then
95
                          next_state <= S6;
96
                      else
97
                          next_state \le S7;
98
                     end if;
99
                    State 5
100
                 when S5 \Rightarrow
                      if (ain = "01") then
                          next_state \ll S4;
103
                      elsif (ain = "10") then
                          next_state \ll S5;
                      elsif (ain = "11") then
106
                          next_state <= S6;
                      else
                          next_state \le S7;
```

```
end if;
                     State 6
111
                 when S6 \Rightarrow
112
                      if (ain = "01") then
113
                           next_state \le S4;
114
                       elsif (ain = "10") then
                           next_state \le S5;
116
                      elsif (ain = "11") then
117
                           next_state \le S6;
118
                      else
119
                           next_state <= S8;
120
                      end if;
121
                     State 7
                 when S7 \Rightarrow
                      if (ain = "01") then
124
                           next_state \le S1;
                       elsif (ain = "10") then
126
                           next_state \le S2;
127
                      elsif (ain = "11") then
128
                           next_state \le S3;
129
                      else
                           next_state \ll S7;
131
                      end if;
132
                     State 8
133
                 when S8 \Rightarrow
134
                      if (ain = "01") then
135
                           next_state \ll S4;
136
                      elsif (ain = "10") then
137
                           next_state \le S5;
                       elsif (ain = "11") then
139
                           next_state <= S6;
140
                      else
141
                           next_state \le S8;
142
                      end if;
143
                  when others =>
144
                      next_state \le S0;
145
146
            end case;
        end process;
147
148
149 end Behavioral;
```

code/MOORE_FSM.vhd

```
1 library IEEE;
<sup>2</sup> use IEEE.STD_LOGIC_1164.ALL;
3
4 entity MOORE_TB is
     Port ();
6 end MOORE_TB;
  architecture Behavioral of MOORETB is
      component MOOREFSM
10
      Port (ain: in STDLOGIC-VECTOR (1 downto 0);
11
              yout : out STD_LOGIC;
12
              clk : in STD_LOGIC);
13
      end component;
14
15
      signal ain_int : std_logic_vector (1 downto 0) := "00";
16
      signal yout_int : std_logic := '0';
17
```

```
signal clk_int : std_logic := '0';
18
19
  begin
20
       uut: MOOREFSM PORT MAP (
21
            ain \Rightarrow ain_int,
22
            yout => yout_int,
23
24
            clk \Rightarrow clk_int
       );
25
26
       clk_int <= not clk_int after 5ns;
27
28
       process
2.9
       begin
30
            wait for 20ns;
31
            ain_int <= "11";
32
            wait\ for\ 10\,ns\,;
33
            ain_int <="10";
34
            wait for 10ns;
35
            ain_int <= "00";
36
            wait \ for \ 20\,ns\,;
37
            ain_int <= "10";
39
            wait for 10ns;
            ain_int <= "00";
40
            wait for 10ns;
41
            ain_int <= "11";
42
            wait for 10ns;
43
            ain_int <= "00";
44
            wait for 10ns;
45
            ain_int <= "01";
            wait for 10ns;
47
            ain_int <= "00";
48
            wait for 10ns;
49
            ain_int <= "10";
50
            wait for 10ns;
51
            ain_int <= "11";
52
            wait for 10ns;
53
            ain_int <= "00";
54
            wait for 60ns;
56
       end process;
57
59 end Behavioral;
```

 $code/MOORE_TB.vhd$