ECEN302 Lab 3 - Functions, Procedures, and Test Benches

Joshua Benfell - 300433229 August 30, 2020

1 Objectives

The primary objectives of this lab was to learn to develop reusable VHDL code with the inbuilt procedures and functions. We are to learn the differences between both constructs in VHDL and this will help us develop our thinking and understanding about sequential and procedural programming. We will be able to verify this learning when we have developed models for combinatorial logic using both functions and procedures and when we develop test benches to verify their functionality.

2 Methodology

2.1 Introduction

In this lab we will be implementing models for various combinatorial logic circuits in VHDL. This will be done using the inbuilt procedures and functions. The functionality of each of the implemented models will be verified through the use of test benches. Finally a test bench will be used to generate a waveform. This will provide a deeper understanding of how each of the constructs work and the features that are provided with them.

2.2 Procedures

The first procedural model that was created was one that would add two 4 bit values into a sum nybble and a carry bit. To do this a procedure was created that took the two numbers as input and outputted a 5 bit number. Inside this procedure is a single line that adds the numbers together. From there, the carry bit was assigned to bit 5 of the summed 5 bit number and the sum was set to the first 4 bits, this was then outputted from the module. To call the procedure, it was done in a process, this makes the call sequentially, but allows us to run concurrent code in a sequential statement. Using the provided test bench shows that this code works successfully in Figure 1. An improvement that could be made to this program is to call the procedure outside of a process as this is unnecessary.

A further exercise done with procedures was a even parity bit generator. The hardest part of this section of the lab was figuring out how to generate a parity bit. After writing it down on paper, it was found that the logical XOR operation would do the trick. By XORing the parity bit's current value with the current bit as we loop through the bits. By defining the parity bit as being the bit that ensures there's an even number of 1's in a series of bits, we can initialise the parity bit as 0, this was if the first bit is a 1, then the parity bit will

| | | | | | | | 30.000 ns |
|-----------------------|-------|----------|----------|-----------|-----------|-----------|-----------|
| Name | Value | 0.000 ns | 5.000 ns | 10.000 ns | 15.000 ns | 20.000 ns | 25.000 ns |
| > W count[2:0] | 5 | 0 | 1 | 2 | 3 | 4 | 5 |
| > 😽 ain[3:0] | 0 | | 6 | 7 | 9 | c | 0 |
| > 6 bin[3:0] | 4 | | a | ь | d | 0 | 4 |
| > W sum[3:0] | 4 | | o | 2 | 6 | c | 4 |
| ¹⊌ cout | 0 | | | | | | |

Figure 1: Testbench results for add two values

also be a 1 to ensure there are 2 1's. We can see this behaviour in the testbench results, Figure 2.




Figure 2: Testbench results for calc parity bit

2.3 Functions

The next VHDL construct to be used is the function. The module being implemented first is another one that adds two numbers together. The overall functionality of the function is very similar to the procedure version where it adds the numbers into a 5 bit number, however, there was no requirement for a carry bit here, so the number was not required to be split up. The function does have the noticeable difference of the return keyword, this is because it's not possible to have the output be a signal, it has to be assigned to a variable and then that variable must be returned. This in turn is sequential and not concurrently happening. The functionality of the code can be seen in the testbench results obtained from using the provided test bench, in Figure 3.




Figure 3: Testbench results for add two values

The next module to be implemented will count the number of 1's in a binary sequence. This had the same issue with the parity bit code of finding a clever way to do this. I couldn't think of anything so I went with looping through it and adding 1 every time a 1 was found in the sequence. The results of this implementation can be seen in the results from the provided testbench, Figure 4.




Figure 4: Testbench results for calc ones

2.4 Testbench

The final tool explored in this lab was the testbench. Our first task was to fix up the testbench for the RCA dataflow. This was done by first un-commenting all the commented out write lines. This didn't make the testbench work, and it turns out the strings needed to be explicitly cast to strings by surrounding it with string'(). This was odd, but made it work, although it never seemed necessary as the strings were surrounded by double quotes, which typically denotes a string in languages like C++, and VHDL uses them to denote sequences of bits. The results and tcl console can be seen in the testbench results, Figure 5




Figure 5: Testbench results for RCA_dataflow_tb

The final task to do was generate a waveform using a testbench, while initially confusing it was determined that the creation of a module was not necessary, just a testbench. To do this, the relevant variables were created and with the correct time intervals, set to their required states to produce the waveform. This was easiest done as a process as the wait for instruction would allow for accurate time intervals. The resulting waveform can be seen in

Figure 4. This was only done for 160 ns as that was what the example showed in the lab script, even though it asked for a 200 ns snapshot. So this better mirrors the script.




Figure 6: Testbench Waveform

2.5 Common Challenges

A common issue that was regularly encountered throughout this lab was syntax errors. I don't remember exactly what issues came up, but I do know that all of them were solved by reviewing the previous labs, looking at the lab scripts example code and googling examples of the various constructs. Through the use of these tools, I was able to solve all of the syntax and compilation issues.

2.6 Code

2.6.1 1-1 Procedures Add two Values

```
– Module Name: add_two_values_procedure
  library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
  library UNISIM;
10
  use UNISIM. VComponents. all;
11
12
  Entity add_two_values_procedure Is Port (
13
      Signal ain: in STD_LOGIC_VECTOR (3 downto 0);
14
      Signal bin: in STDLOGIC_VECTOR (3 downto 0);
      Signal sum: out STD_LOGIC_VECTOR (3 downto 0);
16
      Signal cout : out STD_LOGIC
17
  );
18
  end add_two_values_procedure;
19
20
  Architecture behavior of add_two_values_procedure Is
21
22
      Signal total_out : STD_LOGIC_VECTOR (4 downto 0);
23
      procedure add_two_values (
25
          Signal ain_int : in STD_LOGIC_VECTOR (3 downto 0);
26
          Signal bin_int : in STD_LOGIC_VECTOR (3 downto 0);
27
          Signal total_out_int : out STD_LOGIC_VECTOR (4 downto 0)
      ) is
29
30
```

```
begin
31
           total_out_int(4 downto 0) <= ('0' & ain_int) + ('0' & bin_int);
32
       end add_two_values;
33
34
35
  begin
       cout \ll total_out(4);
36
37
      sum <= total_out(3 downto 0);
38
       process (ain, bin)
39
40
             add_two_values (ain, bin, total_out);
41
       end process;
42
43 end behavior;
```

code/lab311.vhd

2.6.2 1-2 Calc Even Parity

```
— Module Name: calc_even_parity_procedure
4
  library IEEE;
6 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
  library UNISIM;
10
11
  use UNISIM. VComponents. all;
  Entity calc_even_parity_procedure
                                       Is Port (
13
      Signal ain: in STD_LOGIC_VECTOR (7 downto 0);
14
15
      Signal parity: out STD_LOGIC
  );
16
  end calc_even_parity_procedure ;
17
18
19
20
  Architecture behavior of calc_even_parity_procedure
21
22
      procedure calc_even_parity (
23
           signal input: in STD_LOGIC_VECTOR (7 downto 0);
24
           signal output : out std_logic
25
      ) is
      variable par_bit : STD_LOGIC := '0';
27
      begin
28
           for k in 0 to input 'length-1 loop
29
               par_bit := par_bit xor ain(k);
          end loop;
31
           output <= par_bit;
32
      end calc_even_parity;
33
34
  begin
35
36
      calc_even_parity(ain, parity);
37
38
39 end behavior;
```

code/lab312.vhd

2.6.3 2-1 Functions Add Two Values

```
- Module Name: add_two_values_function
3
5 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
  library UNISIM;
10
  use UNISIM. VComponents. all;
11
  Entity add_two_values_function Is Port (
13
14
      Signal ain: in STD_LOGIC_VECTOR (3 downto 0);
      Signal bin: in STDLOGIC-VECTOR (3 downto 0);
      Signal sum: out STD_LOGIC_VECTOR (4 downto 0)
16
  );
17
  end add_two_values_function ;
18
19
  Architecture behavior of add_two_values_function
20
21
      signal ain_int : STD_LOGIC_VECTOR(4 downto 0);
22
      signal bin_int : STD_LOGIC_VECTOR(4 downto 0);
23
24
      function add_two_values (signal ain, bin : in STD_LOGIC_VECTOR)
      return std_logic_vector is
26
           variable result : STD_LOGIC_VECTOR(4 downto 0);
27
28
      begin
          result := ain + bin;
          return result;
30
      end add_two_values;
31
33
      ain_int \ll 0 % ain;
34
      bin_int \ll 0 % bin;
35
36
      process (ain_int , bin_int) begin
          sum <= add_two_values(ain_int, bin_int);</pre>
38
      end process;
39
40 end behavior;
```

code/lab321.vhd

2.6.4 2-2 Calc Ones

```
Signal ain: in STDLOGIC-VECTOR (7 downto 0);
14
      Signal number_of_ones : out STD_LOGIC_VECTOR (2 downto 0)
15
16);
  end calc_ones_function ;
17
18
  Architecture behavior of calc_ones_function Is
19
20
      function count_ones (
21
          signal input : std_logic_vector (7 downto 0)
22
23
      return std_logic_vector is
24
          variable count : std_logic_vector (2 downto 0) := "000";
25
      begin
26
          for k in 0 to input 'length-1 loop
              if (input(k) = '1') then
28
                 count := count + 1;
29
              end if;
30
         end loop;
31
      return count;
32
      end count_ones;
33
35
  begin
36
      number_of_ones <= count_ones(ain);
37
38
40 end behavior;
```

code/lab322.vhd

2.6.5 3-1 RCA Test Bench

```
- Module Name: rca_dataflow_tb
3
  library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
  use STD. textio. all;
10
  use IEEE.std_logic_textio.all;
11
  library UNISIM;
13
  use UNISIM. VComponents. all;
14
15
 Entity rca_dataflow_tb Is
  end rca_dataflow_tb;
17
18
  Architecture behavior of rca_dataflow_tb Is
19
      Component rca_dataflow
20
      port (
21
                : in STD_LOGIC_VECTOR (3 downto 0);
          a
22
          b
                : in STD_LOGIC_VECTOR (3 downto 0);
23
24
           cin : in STD_LOGIC;
                : out STD_LOGIC_VECTOR (3 downto 0);
25
           cout : out STD_LOGIC
26
      End Component;
28
```

```
29
       Signal count: STDLOGIC_VECTOR (2 downto 0) := "000";
30
       Signal cout_expected: STD_LOGIC;
31
32
       Signal a : STD_LOGIC_VECTOR (3 downto 0);
33
       Signal b : STDLOGIC_VECTOR (3 downto 0);
       Signal c : STD_LOGIC;
35
       Signal test_failed : STD_LOGIC;
36
       Signal cout_compare1 : STD_LOGIC;
37
       Signal s_compare1 : STD_LOGIC;
38
       Signal s_compare2 : STD_LOGIC;
39
       Signal s_int : STD_LOGIC_VECTOR (3 downto 0);
40
       Signal cout : STD_LOGIC;
41
       procedure add_two_values (
43
           a_in : in std_logic_vector(3 downto 0);
44
           b_in : in std_logic_vector(3 downto 0);
45
           c_in : in std_logic;
46
47
           sum : out std_logic_vector(4 downto 0)
48
      ) is
49
50
       begin
51
           sum := ("0" \& a_in) + ("0" \& b_in) + ("0" \& c_in);
52
      end add_two_values;
53
54
  begin
55
      DUT:
             rca_dataflow PORT MAP (
56
               a \implies a,
               b \implies b,
58
               cin \Rightarrow c,
59
60
               s \implies s_i n t
               cout => cout
61
            );
62
63
       process
64
           variable k : integer := 0;
           variable s : line;
66
           variable sum_out : STD_LOGIC_VECTOR (4 downto 0);
67
68
       begin
69
70
           a <= "0100"; b <= "1010"; c <= '0'; count <= "000"; test_failed <=
               ,<sub>0</sub>;
           wait for 10 ns;
           add_two_values(a, b, c, sum_out);
74
           cout\_expected \le sum\_out(4);
76
           wait for 10 ns;
           write (s, string'("a = "));
           write (s, a);
           write (s, string'("b = "));
80
           write (s, b);
81
           write (s, string'("cin = "));
82
           write (s, c);
           write (s, string '(" sum expected = "));
84
           write (s, sum_out);
85
           write (s, string '(" cout expected = "));
```

```
write (s, cout_expected);
87
            write (s, string '(" actual sum = "));
            write (s, s_int);
89
            write (s, string (" actual cout = "));
90
            write (s, cout);
91
            writeline (output, s);
93
            cout_compare1 <= cout_expected XOR cout;</pre>
94
            s_{compare2} \le (sum_{out}(3) XOR s_{int}(3)) OR (sum_{out}(2) XOR s_{int}(2))
95
               OR (sum\_out(1) XOR s\_int(1)) OR (sum\_out(0) XOR s\_int(0));
96
            if (cout_compare1 = '1') or (s_compare2 = '1') then
97
                test\_failed \ll '1';
98
            end if;
            for k in 1 to 4 loop
              count \ll count + "1";
102
              wait for 10 ns;
              a \le a + count; b \le b - count;
              add_two_values(a, b, c, sum_out);
              cout\_expected \le sum\_out(4);
107
              wait for 10 ns;
109
                write (s, string'("a = "));
110
                write (s, a);
111
                write (s, string'("b = "));
112
                write (s, b);
113
                write (s, string'("cin = "));
                write (s, c);
                write (s, string '(" sum expected = "));
116
                write (s, sum_out);
117
                write (s, string '(" cout expected = "));
118
                write (s, cout_expected);
119
                write (s, string '(" actual sum = "));
                write (s, s_int);
                write (s, string '(" actual cout = "));
                write (s, cout);
                writeline (output, s);
124
              cout_compare1 <= cout_expected XOR cout;</pre>
126
              s_{compare1} \le (sum_{out}(3) XOR s_{int}(3)) OR (sum_{out}(2) XOR)
127
                  s_{int}(2) OR (sum_{out}(1) XOR s_{int}(1)) OR (sum_{out}(0) XOR)
                  s_int(0);
              if (cout_compare1 = '1') or (s_compare2 = '1') then
                test_failed <= '1';
130
              end if;
131
           end loop;
133
            a <= "1000"; b <= "0011"; c <= '1'; count <= "000";
            wait for 10 ns;
136
            add_two_values(a, b, c, sum_out);
138
            cout\_expected \le sum\_out(4);
139
140
            wait for 10 ns;
141
            write (s, string'("a = "));
```

```
write (s, a);
143
            write (s, string'("b = "));
144
            write (s, b);
145
            write (s, string'("cin = "));
146
            write (s, c);
147
            write (s, string '(" sum expected = "));
            write (s, sum_out);
149
            write (s, string '(" cout expected = "));
            write (s, cout_expected);
151
            write (s, string'("actual sum = "));
152
            write (s, s_int);
153
            write (s, string '(" actual cout = "));
            write (s, cout);
            writeline (output, s);
            cout_compare1 <= cout_expected XOR cout;</pre>
158
            s_{compare2} \le (sum_{out}(3) XOR s_{int}(3)) OR (sum_{out}(2) XOR s_{int}(2))
159
               OR (sum\_out(1) XOR s\_int(1)) OR (sum\_out(0) XOR s\_int(0));
            if (cout_compare1 = '1') or (s_compare2 = '1') then
161
                 test\_failed \ll '1';
            end if;
163
            for k in 2 to 4 loop
165
              count \ll count + '1';
166
167
              wait for 10 ns;
168
              a <= a - count; \ b <= \ b + count;
169
              add_two_values(a, b, c, sum_out);
              cout\_expected \le sum\_out(4);
171
172
              wait for 10 ns;
173
                write (s, string'("a = "));
174
                write (s, a);
175
                write (s, string'("b = "));
                write (s, b);
                write (s, string'("cin = "));
178
                write (s, c);
179
                write (s, string '(" sum expected = "));
180
                write (s, sum_out);
181
                write (s, string '(" cout expected = "));
182
                write (s, cout_expected);
183
                write (s, string '(" actual sum = "));
184
                write (s, s_int);
                write (s, string '(" actual cout = "));
186
                write (s, cout);
187
                writeline (output, s);
188
              cout_compare1 <= cout_expected XOR cout;
190
              s_{compare1} \le (sum_{out}(3) XOR s_{int}(3)) OR (sum_{out}(2) XOR)
191
                  s_{int}(2) OR (sum_{out}(1) XOR s_{int}(1)) OR (sum_{out}(0) XOR s_{int}(1))
                  s_{int}(0);
192
              if (cout_compare1 = '1') or (s_compare1 = '1') then
193
                test_failed <= '1';
194
              end if;
195
            end loop;
196
197
            wait for 10 ns;
```

```
199
              if (test\_failed = '1') then
200
                   write (s, string '("Simulation DONE"));
201
                   write (s, string '(" Test Failed"));
202
                   writeline (output, s);
203
              else
                   write (s, string '("Simulation DONE"));
write (s, string '("Test Passed"));
205
206
                   writeline (output, s);
207
             end if;
209
              wait;
210
        end process;
211
212 end behavior;
```

code/lab331_tb.vhd

2.6.6 3-2 Waveform Generator Testbench

```
— Module Name: waveform_generation_tb
3
5 library IEEE;
6 use IEEE.STD_LOGIC_1164.ALL;
  library UNISIM;
  use UNISIM. VComponents. all;
9
10
  Entity waveform_generation_tb Is
11
  end waveform_generation_tb;
12
13
  Architecture behavior of waveform_generation_tb Is
14
       Signal a : STDLOGIC := '0';
       Signal g1 : STD_LOGIC := '0';
16
       Signal g2 : STD_LOGIC := '1';
17
18
  begin
19
20
21
       process
       begin
22
           wait for 40ns;
23
           a <= \ '1';
24
           wait for 20ns;
           g1 <= '1';
26
           wait for 20ns;
27
           g2 <= '0';
28
           wait for 20ns;
29
           a <= '0';
30
           wait for 20ns;
31
           g1 <= '0';
32
           wait for 20ns;
33
           g2 <= '1';
34
      end process;
35
36
37
38 end behavior;
```

code/lab332_tb.vhd

3 Questions