ECEN302 Lab 3 - Functions, Procedures, and Test Benches

Joshua Benfell - 300433229 August 29, 2020

1 Objectives

The primary objectives of this lab was to learn to develop reusable VHDL code with the inbuilt procedures and functions. We are to learn the differences between both constructs in VHDL and this will help us develop our thinking and understanding about sequential and procedural programming. We will be able to verify this learning when we have developed models for combinatorial logic using both functions and procedures and when we develop test benches to verify their functionality.

2 Methodology

2.1 Introduction

In this lab we will be implementing models for various combinatorial logic circuits in VHDL. This will be done using the inbuilt procedures and functions. The functionality of each of the implemented models will be verified through the use of test benches. Finally a test bench will be used to generate a waveform. This will provide a deeper understanding of how each of the constructs work and the features that are provided with them.

2.2 Procedures

The first procedural model that was created was one that would add two 4 bit values into a sum nybble and a carry bit. To do this a procedure was created that took the two numbers as input and outputted a 5 bit number. Inside this procedure is a single line that adds the numbers together.

- 2.3 Functions
- 2.4 Testbench
- 2.5 Code
- 2.5.1 1-1 Procedures Add two Values

```
4
  library IEEE;
6 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
  library UNISIM;
10
  use UNISIM. VComponents. all;
11
12
  Entity add_two_values_procedure Is Port (
13
      Signal ain: in STD_LOGIC_VECTOR (3 downto 0);
14
      Signal bin: in STD_LOGIC_VECTOR (3 downto 0);
      Signal sum: out STD_LOGIC_VECTOR (3 downto 0);
16
      Signal cout : out STD_LOGIC
17
18
  end add_two_values_procedure;
19
20
  Architecture behavior of add_two_values_procedure Is
21
22
      Signal total_out : STDLOGIC_VECTOR (4 downto 0);
23
      procedure add_two_values (
25
           Signal ain_int : in STD_LOGIC_VECTOR (3 downto 0);
26
           Signal bin_int : in STD_LOGIC_VECTOR (3 downto 0);
2.7
           Signal total_out_int : out STD_LOGIC_VECTOR (4 downto 0)
28
      ) is
29
30
      begin
31
           total_out_int(4 downto 0) <= ('0' & ain_int) + ('0' & bin_int);
      end add_two_values;
33
34
35
  begin
      cout \ll total_out(4);
36
      sum \ll total_out(3 downto 0);
37
38
      process (ain, bin)
39
40
      begin
             add_two_values (ain, bin, total_out);
41
      end process;
42
43 end behavior;
```

code/lab311.vhd

```
Module Name: add_two_values_procedure_tb
3
 library IEEE;
6 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
  use STD. textio. all;
10
  use IEEE.std_logic_textio.all;
11
12
 library UNISIM;
13
  use UNISIM. VComponents. all;
14
 Entity add_two_values_procedure_tb Is
end add_two_values_procedure_tb;
```

```
18
  Architecture behavior of add_two_values_procedure_tb Is
19
      Component add_two_values_procedure
20
      port (
21
           Signal ain: in STD_LOGIC_VECTOR (3 downto 0);
22
           Signal bin: in STDLOGIC_VECTOR (3 downto 0);
           Signal sum: out STD_LOGIC_VECTOR (3 downto 0);
24
           Signal cout : out STDLOGIC
25
      );
26
      End Component;
27
28
      Signal count: STD_LOGIC_VECTOR (2 downto 0) := "000";
29
30
      Signal ain: STD_LOGIC_VECTOR (3 downto 0) := "0000";
      Signal bin: STD_LOGIC_VECTOR (3 downto 0) := "0000";
32
      Signal sum: STDLOGIC-VECTOR (3 downto 0) := "0000";
33
      Signal cout : STD_LOGIC := '0';
34
35
  begin
36
      DUT:
             add_two_values_procedure PORT MAP (
37
               ain \Rightarrow ain,
               bin \Rightarrow bin,
39
               sum \implies sum,
40
               cout => cout
41
            );
42
43
      process
44
           variable k : integer := 0;
45
           —variable s : line;
47
      begin
48
49
           ain <= "0110"; bin <= "1010";
50
             -write (s, "ain = "); write (s, ain); write (s, "bin = "); write
51
              (s, bin); write (s, "cout = "); write (s, cout); write (s, "sum = ");
              "); write (s, sum);
            -writeline (output, s);
53
           for k in 0 to 4 loop
54
55
             wait for 5 ns;
56
             count \ll count + "1";
57
             ain <= ain + count;
58
             bin \le bin + count;
59
             —write (s, "ain = "); write (s, ain); write (s, "bin = "); write
60
                (s, bin); write (s, "cout = "); write (s, cout); write (s, "sum
                = "); write (s, sum);
             —writeline (output, s);
61
62
           end loop;
63
64
           wait;
66
           -write (s, "Simulation Ends");
67
          -writeline (output, s);
68
      end process;
70
end behavior;
```

2.5.2 1-2 Calc Even Parity

```
    Module Name: calc_even_parity_procedure

5 library IEEE;
6 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
9
  library UNISIM;
10
  use UNISIM. VComponents. all;
11
  Entity calc_even_parity_procedure Is Port (
13
      Signal ain: in STD_LOGIC_VECTOR (7 downto 0);
14
      Signal parity : out STD_LOGIC
15
  );
16
  end calc_even_parity_procedure ;
17
18
19
20
  Architecture behavior of calc_even_parity_procedure
21
22
      procedure calc_even_parity (
23
           signal input: in STD_LOGIC_VECTOR (7 downto 0);
24
           signal output : out std_logic
25
26
      variable par_bit : STD_LOGIC := '0';
27
      begin
28
           for k in 0 to input 'length-1 loop
29
               par_bit := par_bit xor ain(k);
30
           end loop;
31
           output <= par_bit;
32
      end calc_even_parity;
33
  begin
35
36
      calc_even_parity(ain, parity);
37
39 end behavior;
```

code/lab312.vhd

```
Module Name: calc_even_parity_procedure_tb

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

use STD.textio.all;
use IEEE.std_logic_textio.all;
library UNISIM;
use UNISIM.VComponents.all;

Entity calc_even_parity_procedure_tb Is
```

```
end calc_even_parity_procedure_tb;
18
  Architecture behavior of calc_even_parity_procedure_tb Is
19
      Component calc_even_parity_procedure
20
      port (
21
           Signal ain: in STD_LOGIC_VECTOR (7 downto 0);
22
           Signal parity: out STDLOGIC
23
      );
24
      End Component;
25
26
      Signal count: STD_LOGIC_VECTOR (2 downto 0) := "000";
27
28
      Signal ain: STD_LOGIC_VECTOR (7 downto 0);
29
      Signal parity : STD_LOGIC;
30
31
  begin
32
      DUT:
             calc_even_parity_procedure PORT MAP (
33
               ain \Rightarrow ain,
34
               parity => parity
35
            );
36
      process
38
           variable k : integer := 0;
39
           —variable s : line;
40
41
      begin
42
43
           ain <= "10101000";
44
           —write (s, "ain = "); write (s, ain); write (s, "parity = ");
              write (s, parity);
            -writeline (output, s);
46
47
           for k in 0 to 4 loop
48
49
             wait for 5 ns;
50
             count \ll count + "1";
51
52
             ain \le ain + count;
              -write (s, "ain = "); write (s, ain); write (s, "parity = ");
53
                write (s, parity);
              -writeline (output, s);
54
55
           end loop;
56
57
           wait;
59
          —write (s, "Simulation Ends");
60
          -writeline (output, s);
61
62
      end process;
63
64 end behavior;
```

code/lab312_tb.vhd

2.5.3 2-1 Functions Add Two Values

```
_____ Module Name: add_two_values_function

library IEEE;
```

```
6 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
  library UNISIM;
10
  use UNISIM. VComponents. all;
11
12
  Entity add_two_values_function
                                   Is Port (
13
      Signal ain: in STDLOGIC-VECTOR (3 downto 0);
14
      Signal bin: in STDLOGIC-VECTOR (3 downto 0);
15
      Signal sum: out STD_LOGIC_VECTOR (4 downto 0)
16
  );
17
  end add_two_values_function ;
18
19
  Architecture behavior of add_two_values_function
20
      signal ain_int : STD_LOGIC_VECTOR(4 downto 0);
22
      signal bin_int : STDLOGIC_VECTOR(4 downto 0);
23
24
      function add_two_values (signal ain, bin : in STDLOGIC-VECTOR)
25
      return std_logic_vector is
           variable result : STD_LOGIC_VECTOR(4 downto 0);
27
      begin
28
          result := ain + bin;
29
           return result;
30
      end add_two_values;
31
32
33
  begin
      ain_int <= "0" & ain;
      bin_int <= "0" & bin;
35
36
      process (ain_int, bin_int) begin
37
          sum <= add_two_values(ain_int, bin_int);</pre>
      end process;
39
40 end behavior;
```

code/lab321.vhd

```
- Module Name: add_two_values_function_tb
  library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
8
9
10 use STD. textio. all;
  use IEEE.std_logic_textio.all;
11
12
  library UNISIM;
  use UNISIM. VComponents. all;
14
15
  Entity add_two_values_function_tb Is
16
  end add_two_values_function_tb;
18
  Architecture behavior of add_two_values_function_tb Is
19
       {\color{red} \textbf{Component}} \quad add\_two\_values\_function
20
       port (
21
           Signal ain: in STDLOGIC_VECTOR (3 downto 0);
22
```

```
Signal bin: in STDLOGIC-VECTOR (3 downto 0);
23
           Signal sum: out STD_LOGIC_VECTOR (4 downto 0)
24
      );
25
      End Component;
26
27
      Signal count: STDLOGIC_VECTOR (2 downto 0) := "000";
29
      Signal ain: STD_LOGIC_VECTOR (3 downto 0);
30
      Signal bin : STD_LOGIC_VECTOR (3 downto 0);
31
      Signal sum: STD_LOGIC_VECTOR (4 downto 0);
32
33
  begin
34
      DUT:
             add_two_values_function PORT MAP (
35
               ain \Rightarrow ain,
36
               bin \Rightarrow bin,
37
               sum \implies sum
38
            );
39
40
      process
41
           variable k : integer := 0;
42
           -variable s : line;
44
      begin
45
46
           ain <= "0110"; bin <= "1010";
47
           —write (s, "ain = "); write (s, ain); write (s, "bin = "); write
48
               (s, bin); write (s, "sum = "); write (s, sum);
           -writeline (output, s);
49
           for k in 0 to 4 loop
51
             wait for 5 ns;
53
             count \ll count + "1";
             ain \le ain + count;
55
             bin <= bin + count;</pre>
56
             —write (s, "ain = "); write (s, ain); write (s, "bin = "); write
57
                 (s, bin); write (s, "sum = "); write (s, sum);
              -writeline (output, s);
58
59
           end loop;
60
61
           wait;
62
63
          -write (s, "Simulation Ends");
64
          -writeline (output, s);
      end process;
67
68 end behavior;
```

code/lab321_tb.vhd

2.5.4 2-2 Calc Ones

```
_____ Module Name: calc_ones_function

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
```

```
8 use IEEE.STD_LOGIC_UNSIGNED.ALL;
9
10 library UNISIM;
  use UNISIM. VComponents. all;
11
  Entity calc_ones_function Is Port (
13
      Signal ain: in STDLOGIC-VECTOR (7 downto 0);
14
      Signal number_of_ones : out STD_LOGIC_VECTOR (2 downto 0)
15
  );
16
  end calc_ones_function ;
17
18
  Architecture behavior of calc_ones_function
19
20
      function count_ones (
21
           signal input : std_logic_vector (7 downto 0)
22
23
      return std_logic_vector is
24
          variable count : std_logic_vector (2 downto 0) := "000";
25
      begin
26
          for k in 0 to input 'length-1 loop
27
              if (input(k) = '1') then
                 count := count + 1;
29
              end if;
30
         end loop;
31
32
      return count;
      end count_ones;
33
34
35
  begin
36
      number_of_ones <= count_ones(ain);
37
38
39
40 end behavior;
```

code/lab322.vhd

```
Module Name: calc_ones_function_tb
  library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
      IEEE.STD_LOGIC_UNSIGNED.ALL;
9
  use STD. textio. all;
10
  use IEEE.std_logic_textio.all;
11
12
  library UNISIM;
13
  use UNISIM. VComponents. all;
14
  Entity calc_ones_function_tb Is
16
  end calc_ones_function_tb;
17
18
  Architecture behavior of calc_ones_function_tb Is
19
      Component calc_ones_function
20
      port (
21
           Signal ain: in STD_LOGIC_VECTOR (7 downto 0);
22
           Signal number_of_ones : out STD_LOGIC_VECTOR (2 downto 0)
24
```

```
End Component;
25
26
       Signal count: STD_LOGIC_VECTOR (2 downto 0) := "000";
27
28
       Signal ain: STD_LOGIC_VECTOR (7 downto 0);
29
       Signal number_of_ones : STD_LOGIC_VECTOR (2 downto 0);
31
  begin
32
      DUT:
             calc_ones_function PORT MAP (
33
                ain \Rightarrow ain,
                number_of_ones => number_of_ones
35
            );
36
37
       process
38
           variable k : integer := 0;
39
           —variable s : line;
40
41
       begin
42
43
           ain <= "01001010";
44
           wait for 5 ns;
             -write (s, "ain = "); write (s, ain); write (s, "number of ones = ");
46
               "); write (s, number_of_ones);
             -writeline (output, s);
47
48
           for k in 0 to 4 loop
49
50
              wait for 5 ns;
51
              count \ll count + "1";
              \mathrm{ain} \, <= \, \mathrm{ain} \, + \, \mathrm{count} \, ;
53
               -write (s, "ain = "); write (s, ain); write (s, "number of ones
54
                 = "); write (s, number_of_ones);
               -writeline (output, s);
56
           end loop;
59
           wait;
60
           —write (s, "Simulation Ends");
61
           —writeline (output, s);
62
63
       end process;
64
65 end behavior;
```

code/lab322_tb.vhd

2.5.5 3-1 RCA Test Bench

```
Module Name: rca_dataflow_tb

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

use STD.textio.all;
use IEEE.std_logic_textio.all;
```

```
13 library UNISIM;
  use UNISIM. VComponents. all;
15
  Entity rca_dataflow_tb Is
16
  end rca_dataflow_tb;
17
  Architecture behavior of rca_dataflow_tb Is
19
      Component rca_dataflow
20
       port (
21
                : in STD_LOGIC_VECTOR (3 downto 0);
22
                : in STD_LOGIC_VECTOR (3 downto 0);
23
           cin : in STD_LOGIC;
24
                : out STD_LOGIC_VECTOR (3 downto 0);
25
           cout : out STD_LOGIC
27
      End Component;
28
29
       Signal count: STDLOGIC_VECTOR (2 downto 0) := "000";
30
       Signal cout_expected: STD_LOGIC;
32
       Signal a : STD_LOGIC_VECTOR (3 downto 0);
       Signal b: STD_LOGIC_VECTOR (3 downto 0);
34
       Signal c : STD_LOGIC;
35
       Signal test_failed : STD_LOGIC;
36
       Signal cout_compare1 : STD_LOGIC;
37
       Signal s_compare1 : STD_LOGIC;
38
       Signal s_compare2 : STD_LOGIC;
39
       Signal s_int : STDLOGIC_VECTOR (3 downto 0);
40
       Signal cout : STD_LOGIC;
41
42
       procedure add_two_values (
43
           a_in : in std_logic_vector(3 downto 0);
44
           b_in : in std_logic_vector(3 downto 0);
45
           c_in : in std_logic;
46
47
           sum : out std_logic_vector(4 downto 0)
49
       ) is
50
       begin
51
           sum := ("0" \& a_in) + ("0" \& b_in) + ("0" \& c_in);
52
      end add_two_values;
53
54
  begin
55
             rca_dataflow PORT MAP (
      DUT:
56
               a \implies a,
57
               b \Rightarrow b,
58
               cin \Rightarrow c
59
               s \implies s_i n t
60
               cout => cout
61
            );
62
63
       process
           variable k : integer := 0;
65
           variable s : line;
66
           variable sum_out : STDLOGIC_VECTOR (4 downto 0);
67
       begin
69
           a \le "0100"; b \le "1010"; c \le "000"; test\_failed \le "000"
```

```
0 ;
            wait for 10 ns;
72
73
            add_two_values(a, b, c, sum_out);
74
            cout\_expected \le sum\_out(4);
76
            wait for 10 ns;
77
            write (s, string'("a = "));
78
            write (s, a);
79
            write (s, string'("b = "));
80
            write (s, b);
81
            write (s, string'("cin = "));
82
            write (s, c);
83
            write (s, string '(" sum expected = "));
            write (s, sum_out);
85
            write (s, string '(" cout expected = "));
86
            write (s, cout_expected);
87
            write (s, string '(" actual sum = "));
88
            write (s, s_int);
89
            write (s, string '(" actual cout = "));
90
            write (s, cout);
            writeline (output, s);
92
93
            cout_compare1 <= cout_expected XOR cout;</pre>
94
            s_{\text{compare2}} \le (sum_{\text{out}}(3) \text{ XOR } s_{\text{int}}(3)) \text{ OR } (sum_{\text{out}}(2) \text{ XOR } s_{\text{int}}(2))
95
                OR (sum\_out(1) XOR s\_int(1)) OR (sum\_out(0) XOR s\_int(0));
96
            if (cout_compare1 = '1') or (s_compare2 = '1') then
97
                 test_failed \ll '1';
            end if;
99
100
            for k in 1 to 4 loop
               count \ll count + "1";
               wait for 10 ns;
               a \le a + count; b \le b - count;
               add_two_values(a, b, c, sum_out);
106
               cout\_expected \le sum\_out(4);
108
               wait for 10 ns;
109
                 write (s, string'("a = "));
110
                 write (s, a);
111
                 write (s, string'("b = "));
112
                 write (s, b);
113
                 write (s, string'("cin = "));
114
                 write (s, c);
115
                 write (s, string '(" sum expected = "));
116
                 write (s, sum_out);
117
                 write (s, string '(" cout expected = "));
118
                 write (s, cout_expected);
119
                 write (s, string '(" actual sum = "));
120
                 write (s, s_int);
                 write (s, string '(" actual cout = ");
122
                 write (s, cout);
123
                 writeline (output, s);
               cout_compare1 <= cout_expected XOR cout;
               s_{compare1} \leftarrow (sum_{out}(3) \times S_{int}(3)) \times (sum_{out}(2) \times S_{int}(3))
                   s_{int}(2) OR (sum_{out}(1) XOR s_{int}(1)) OR (sum_{out}(0) XOR)
```

```
s_int(0);
128
               if (cout_compare1 = '1') or (s_compare2 = '1') then
129
                 test_failed \ll '1';
130
              end if;
131
            end loop;
133
134
            a <= "1000"; b <= "0011"; c <= '1'; count <= "000";
135
            wait for 10 ns;
136
137
            add_two_values(a, b, c, sum_out);
138
            cout\_expected \le sum\_out(4);
139
            wait for 10 ns;
141
            write (s, string'("a = "));
142
            write (s, a);
143
            write (s, string'("b = "));
144
            write (s, b);
145
            write (s, string'("cin = "));
146
            write (s, c);
            write (s, string '(" sum expected = "));
148
            write (s, sum_out);
149
            write (s, string '(" cout expected = "));
            write (s, cout_expected);
            write (s, string '(" actual sum = "));
152
            write (s, s_int);
153
            write (s, string '(" actual cout = "));
154
            write (s, cout);
            writeline (output, s);
156
157
            cout_compare1 <= cout_expected XOR cout;</pre>
158
            s_{\text{compare2}} \le (sum_{\text{out}}(3) \text{ XOR } s_{\text{int}}(3)) \text{ OR } (sum_{\text{out}}(2) \text{ XOR } s_{\text{int}}(2))
                OR (sum\_out(1) XOR s\_int(1)) OR (sum\_out(0) XOR s\_int(0));
160
            if (cout_compare1 = '1') or (s_compare2 = '1') then
161
                 test\_failed \ll '1';
162
            end if;
163
164
            for k in 2 to 4 loop
165
              count \ll count + '1';
166
167
              wait for 10 ns;
168
              a \le a - count; b \le b + count;
169
               add_two_values(a, b, c, sum_out);
170
               cout\_expected \le sum\_out(4);
171
172
               wait for 10 ns;
                 write (s, string'("a = "));
174
                 write (s, a);
175
                 write (s, string'("b = "));
                 write (s, b);
                 write (s, string'("cin = "));
178
                 write (s, c);
179
                 write (s, string '(" sum expected = "));
180
                 write (s, sum_out);
181
                 write (s, string '(" cout expected = "));
182
                 write (s, cout_expected);
183
                 write (s, string '(" actual sum = "));
```

```
write (s, s_int);
185
                 write (s, string '(" actual cout = "));
186
                 write (s, cout);
187
                 writeline (output, s);
188
189
               cout_compare1 <= cout_expected XOR cout;</pre>
               s_{compare1} \le (sum_{out}(3) \times S_{int}(3)) \circ R (sum_{out}(2) \times S_{int}(3))
191
                   s_{int}(2) OR (sum_{out}(1) XOR s_{int}(1)) OR (sum_{out}(0) XOR s_{int}(1))
                   s_int(0);
               if (cout_compare1 = '1') or (s_compare1 = '1') then
193
                 test_failed \ll '1';
194
               end if;
195
            end loop;
196
197
             wait for 10 ns;
198
199
             if (test\_failed = '1') then
200
                 write (s, string '("Simulation DONE"));
201
                 write (s, string '(" Test Failed"));
202
                  writeline (output, s);
203
             else
204
                 write (s, string '("Simulation DONE"));
205
                 write (s, string '(" Test Passed"));
206
                  writeline (output, s);
207
             end if;
208
209
             wait;
210
        end process;
211
212 end behavior;
```

code/lab331_tb.vhd

2.5.6 3-2 Waveform Generator Testbench

```
— Module Name: waveform_generation_tb
3
5 library IEEE;
6 use IEEE.STD_LOGIC_1164.ALL;
  library UNISIM;
  use UNISIM. VComponents. all;
10
  Entity waveform_generation_tb Is
11
  end waveform_generation_tb;
12
13
  Architecture behavior of waveform_generation_tb Is
14
      Signal a : STDLOGIC := '0';
       Signal g1 : STD_LOGIC := '0';
16
      Signal g2 : STD_LOGIC := '1';
17
18
  begin
19
20
21
      process
      begin
22
           wait for 40ns;
23
           a <= \ '1';
           wait for 20ns;
25
```

```
g1 <= '1';
26
            wait for 20ns;
27
           g2 <= '0';
28
           wait for 20ns;
29
           a <= '0';
wait for 20ns;
30
31
           g1 <= ,0,;
32
           wait for 20ns;
33
           g2 <= '1';
34
       end process;
36
38 end behavior;
```

code/lab332_tb.vhd

3 Questions