Final Exam-9047

Joshua Bainbridge 250869629

Part 1: Short Answers

a) In the context of this course, what is the best definition of a **chip select logic**?

In the context of this course the term **chip select logic** refers to the logical circuits used to select a memory chip by the microprocessor on a microcontroller. When constructing memory for a microcontroller different RAM and ROM chips are used. Additionally multiple RAM or ROM chips are combined to increase the number of address spaces or the width of the memory. When a microprocessor is fetching or storing data to memory the chip select logic is needed to ensure the data goes to the right memory chip.

b) What must the status flags be for a mnemonic to execute if it has the lo condition code?

The mnemonic lo is an unsigned comparison for less than. To test this the processor looks for the carry flag (C) to be 0.


c) A UART peripheral is configured to 9-1-2. What does this mean?

9 pulses of transmitted data followed by 1 odd parity bit and finally two pluses as the stop signal.


d) In the context of this course, what is the best definition of full coverage?


Full coverage refers to the sensing area of a wireless sensor network. A sensor network has full coverage if in a given LxL area every point is being monitored by at leas one sensor node.

e) Draw the relay ladder logic (RLL) program to implement the following in one rung. Here A, B, C, D are the inputs.



Part 2: Memory Mapping





Part 3: Assembly Language

b)

Answer the following questions. [5 marks]

ru: Dxpc

- Which line of code is the start of a subroutine?
- How many times does the code on line 4 execute?
- What is the final value in memory address 0xAA002004?
 - a) The name of the subroutines are located at 2,8,10,12. The first line of code that is executed from each subroutine is on 3,9,11,13. Line 3 is the first line of the first subroutine executed.
 - b) 15
 - c) 0x800000bb

Part 4: Peripherals

a) How can you tell which pins are set to output and which are set to input for this GPIO port?

All GPIO have along with the given data registers mapped in memory space a control register mapped just above or below the data register. For example in the problem the give GPIO is mapped to 0xE000. Let assume the control register is located at memory address 0xE004. The operation of the pin corresponds to the bit value of the pin in the control register. The protocol for the ARM processor is a bit value of 1 means the pin is an output pin and a bit value of 0 means the pin is an input pin.

To determine if a specific pin in an input or output the following **pseudo** code can be used:

- Read the values of the control register and store then in a register → ldr r1 [0xE004]
- Use a bit mask to isolate the pin being looked at. → and r1, #1
 - o For example if pin 0 is the pin of interest, using the AND operator with 1 will and the value of the control register with 0x0001. All other values c₁₅ to c₁ with be set to 0 and c₀ will be the only value left.
- Compare masked value to value of GPIO pin → cmp r1, #1
- If r1 = 1 the pin is an output, if r1 = 0 the pin is an input
- b) Following **pseudo** code can be used:

```
Idr r1, [0xE004] \rightarrow load in the content of the control register Idr r2, 0xFFDB \rightarrow load 1111 1111 1101 1011, only bits 2 and 5 are 0 and r1, r2 \rightarrow will return: c_{15} c_{14} c_{13} c_{12} c_{11}c_{10} c_{9}c_{8} c_{7}c_{6}0c_{4} c_{3}0c_{1}c_{0} str r1, [0xE004]
```

c) Following **pseudo** code can be used:

```
Idr r1, [0xE004] \rightarrow load in the content of the control register

Idr r2, 0xFFDB \rightarrow load 0001 0100 0000 0000, only bits 12 and 10 are 1

or r1, r2 \rightarrow will return: c_{15} c_{14} c_{13} 1 c_{11} 1 c_{9} c_{8} c_{7} c_{6} c_{5} c_{4} c_{3} c_{2} c_{1} c_{0}

str r1, [0xE004]
```

d) Following **pseudo** code can be used:

```
Idr r1, [0xE004] → load in the content of the control register Idr r2, 0x4 → load 0000 0000 0000 0100 and r3, r1, r2 → will return: 0000 0000 0000 00200 Isr r3, 2 → will return: 0000 0000 0000 000c<sub>2</sub> Idr r2, 0x20→ load 0000 0000 0010 0000 and r4, r1, r2 → will return: 0000 0000 00c<sub>5</sub>0 0000 Isr r4, 5 → will return: 0000 0000 0000 000c<sub>5</sub> add r4, r3
```

e) Following **pseudo** code can be used:

 $[dr r1, [0xE004] \rightarrow load in the content of the control register]$

and r2, r0, 2 \rightarrow load r0₁ into r2

Isl r2, 2 \rightarrow will return: r0₁00

and r3, r0, 1 \rightarrow load r0₀ into r2

add r2, r3 \rightarrow will return: r0₁00 r0₀


Isl r2, 10 → will return: 000 r0₁ 0r0₀00 0000 0000

Part 5: Embedded System Design

The code for this section can be found in the Appendix. In short it is a modification of the lab 2 assignment. While working on it for this exam I has some issues with the code, it won't compile properly but is good pseudo code if I had more time to do it for homework. The code functions as follows:

- The assignments were written same as the lab before. The code under .global _start sets up the interrupt and the clock. When I was attempting to write 1 000 000 000 to create a 10 second time the value was to large to fit into the timer registers. So for now the counter is kept at 5 seconds
- The main look is set to an idle state. It loops to itself without preforming any actions. This is done to prevent the timer from starting before button 0 is pushed.
- When button 0 is pushed it triggers the interrupt subroutine. The subroutine check which button was pushed and branches to the correct subroutine. In this case if button 0 is push the counter subroutine starts.
- The counter subroutine starting the timer by writing junk to the register. At this point the time begins to count. The code has the timer counter to 5. To get it to 10 second an flag register (r8) is used. R8 has 1 bit with is toggled using the XOR function. The number count register r12 is only incremented when r8 = 0. R12 is only increment every other timer cycle so as to count every 10 seconds.
- Finally the two remain interrupt buttons. Button 1 causes the program to branch back to the idle main_loop subroutine. Thus the counting stops. The timer continues to loop, however.
- Button 2 functions similar to button 0 and returns the program to the count subroutine.

Part 6: WSN




- a) the k-connectivity of the network is 1
- b) the k-coverage is 0 because some areas are not covered.

a)

Nodes	Components	Cost	Unit Quantity
Sensor	Base	1	50
	Sensor x2	3	
	High Batter x2	50	
	ZR (not boosted)	10	
		76	3800
DSL Nodes	Base	10	
	Power Converter	5	1
	DSL	20	
	ZC (boosted)	10	
		60	60

b)



- c)
- The network has been built 1000 dollars under budget. The extra money can be used for
 maintenance of the system. Depending of the design of the base and amount of beer being
 consumed it is very possible some nodes will be ruined by passing miscreants and their actives in
 the park.
- The connectivity of the WSN is every storge with the overall k-coverage value of 3 and some nodes having up to 6 connections. This was achieved because no end nodes where deployed. (Partially due to time constraints)
- There are areas with no sensor coverage. The assumption was made that the majority of miscreants (even drunk ones) are unlikely to urinate in the middle of an open area. It is much more likely they would target partially covered areas like under trees. As a result the sensor network heavily covered the wooded areas with robust coverage.
- The one essential node on the network is the DSL node. To mitigate the likelihood of that node
 going dark it was attacked to a utility pole and should be placed high off the ground.
- The lifespan of this network should be medium to long. The signals should be sent via and interrupt protocol and parts of the network can likely be in an idle mode during the day as miscreants tend to come out at night.

Schools: living room: LR normal open dining room: DR La returns 0 belfoom: BR unless above 25 doors

States: ac high! H ac medium: M ac lov: L ac ON: ac-on

- 1) Check the switch on the AC. If it is in the ON position set the state of the ac_on to be true
 - ON = ac on
- 2) If the AC is on and all three sensor are active set AC to high
 - ac_on(LR)(DR)(BR) = H
- 3) If no high and AC is still on. Begin xoring all the sensors. (' is a NOT operator)
 - $H'(ac on)(LR) \oplus (DR) = X$
- 4) Second part of xoring.
 - H'(ac_on)(X) ⊕ (BR) = L
 - if the results in 1 it means only 1 of the sensors is active
- 5) Final step if it is not high or low and AC is on
 - H'(L')(ac_on)=M

Appendix

```
.section .vectors, "ax"
   В
         _start
                            // reset vector
   В
                            // undefined instruction vector
         SERVICE UND
                            // software interrrupt vector
   В
         SERVICE_SVC
   В
         SERVICE ABT INST
                            // aborted prefetch vector
         SERVICE ABT DATA
                            // aborted data vector
   .word 0
                            // unused vector
   В
         SERVICE IRQ
                            // IRQ interrupt vector
         SERVICE_FIQ
                            // FIQ interrupt vector
.global _start
.data
timer T: .word 500000000
timer sT: .word 100000000
.text
start:
   and r0, #0
   and r1, #0
   and r2, #0
   and r3, #0
   and r4, #0
   and r5, #0
   and r6, #0
   and r7, #0
   and r8, #0
   and r9, #0
   and r10, #0
   and r11, #0
   and r12, #0
   /*Set up stack pointers for IRQ and SVC processor modes*/
          R1, #0b11010010
   MOV
                                // interrupts masked, MODE = IRQ
   MSR
          CPSR_c, R1
                                 // change to IRQ mode
          SP, =0xFFFFFFFF - 3 // set IRQ stack to A9 onchip memory
   LDR
   /*Change to SVC (supervisor) mode with interrupts disabled*/
         R1, #0b11010011 // interrupts masked, MODE = SVC
   MOV
   MSR
          CPSR, R1
                                 // change to supervisor mode
   LDR
          SP, =0x3FFFFFFF - 3 // set SVC stack to top of DDR3 memory
   BL
          CONFIG GIC
                                  // configure the ARM GIC
   // write to the pushbutton KEY interrupt mask register
                                  // pushbutton KEY base address
   LDR
          R0, =0xFF200050
   MOV
          R1, #0xF
                                  // set interrupt mask bits
```

```
R1, [R0, #0x8]
    STR
                                  // interrupt mask register (base + 8)
    // enable IRQ interrupts in the processor
           R0, #0b01010011
                             // IRQ unmasked, MODE = SVC
    MOV
          CPSR_c, R0
    MSR
    // TIMER
    // get the addresses
    1dr r4 , =0xff202000
    1dr r5 , =0xff200000
    ldr r6 , adr_T
   ldr r7 , adr_sT
    ldr r0 , [r6]
    //initialize the 5 s count
    1dr r8, =0x00006500
    ldr r9,=0x00001dcd
    str r8 , [r4 , #8]
    str r9 , [r4 , #12 ]
    // start the timer for continuous
   // counting ( 0b0110 )
   mov r1 , #6
    str r1 , [r4 , #4]
    ldr r1 , [r7]
main_loop:
    add r12, #1
    b main_loop
counter:
    // main program simply idles
    str r1 , [r4 , #16 ]
    // now get the low count
    ldr r2 , [r4 , #16 ]
    // get the high count
    ldr r3 , [r4 , #20 ]
    add r2 , r3 , lsl #16
    cmp r2 , r0
    bhi counter
    sublo r0 , r1
    blo counter
```

```
ldr r0 , [r6]
   eor r11, #1
   cmp r11,#1
   addeq r10,#1
   b counter
   adr_T: .word timer_T
   adr sT: .word timer sT
/*Define the exception service routines*/
/*--- Undefined instructions ------
SERVICE_UND:
   B SERVICE UND
/*--- Software interrupts ------
SERVICE_SVC:
   B SERVICE SVC
/*--- Aborted data reads ------
SERVICE_ABT_DATA:
   B SERVICE ABT DATA
SERVICE_ABT_INST:
   B SERVICE_ABT_INST
SERVICE_IRQ:
   PUSH {R0-R7, LR}
   /*Read the ICCIAR from the CPU Interface*/
   LDR R4, =0xFFFEC100
      R5, [R4, #0x0C] // read from ICCIAR
   LDR
FPGA IRQ1 HANDLER:
   CMP R5, #73
UNEXPECTED:
   BNE UNEXPECTED // if not recognized, stop here
   BL
         KEY ISR
EXIT_IRQ:
   /*Write to the End of Interrupt Register (ICCEOIR)*/
   STR R5, [R4, #0x10] // write to ICCEOIR
   POP {R0-R7, LR}
   SUBS PC, LR, #4
/*--- FIQ -----
SERVICE FIQ:
   B SERVICE_FIQ
```

```
/**Configure the Generic Interrupt Controller (GIC)*/
global CONFIG GIC
CONFIG_GIC:
   PUSH
         {LR}
    /*To configure the FPGA KEYS interrupt (ID 73):
    *1. set the target to cpu0 in the ICDIPTRn register
    *2. enable the interrupt in the ICDISERn register*/
    /*CONFIG_INTERRUPT (int_ID (R0), CPU_target (R1));*/
   MOV
           R0, #73
                          // KEY port (Interrupt ID = 73)
   MOV
                          // this field is a bit-mask; bit 0 targets cpu0
           R1, #1
   BL
           CONFIG INTERRUPT
    /*configure the GIC CPU Interface*/
          R0, =0xFFFEC100 // base address of CPU Interface
    /*Set Interrupt Priority Mask Register (ICCPMR)*/
                           // enable interrupts of all priorities levels
   LDR
          R1, =0xFFFF
   STR
           R1, [R0, #0x04]
    /*Set the enable bit in the CPU Interface Control Register (ICCICR).
    *This allows interrupts to be forwarded to the CPU(s)*/
   MOV
           R1, #1
   STR
           R1, [R0]
    /*Set the enable bit in the Distributor Control Register (ICDDCR).
    *This enables forwarding of interrupts to the CPU Interface(s)*/
    LDR
           RO, =0xFFFED000
   STR
          R1, [R0]
    POP
           {PC}
 *Configure registers in the GIC for an individual Interrupt ID
 *We configure only the Interrupt Set Enable Registers (ICDISERn) and
 *Interrupt Processor Target Registers (ICDIPTRn). The default (reset)
 *values are used for other registers in the GIC
 *Arguments: R0 = Interrupt ID, N
        R1 = CPU target
CONFIG INTERRUPT:
   PUSH {R4-R5, LR}
    /*Configure Interrupt Set-Enable Registers (ICDISERn).
    *reg offset = (integer div(N / 32)*4
    *value = 1 << (N mod 32)*/
    LSR
           R4, R0, #3
                            // calculate reg offset
    BIC
           R4, R4, #3
                            // R4 = reg_offset
   LDR
          R2, =0xFFFED100
```

```
ADD
          R4, R2, R4
                       // R4 = address of ICDISER
   AND
          R2, R0, #0x1F // N mod 32
   MOV
          R5, #1
   LSL
          R2, R5, R2
   /*Using the register address in R4 and the value in R2 set the
   LDR
          R3, [R4]
                           // read current register value
   ORR
          R3, R3, R2
   STR
          R3, [R4]
                           // store the new register value
   /*Configure Interrupt Processor Targets Register (ICDIPTRn)
    *reg offset = integer div(N / 4)*4
   BIC
          R4, R0, #3
                           // R4 = reg offset
   LDR
          R2, =0xFFFED800
   ADD
         R4, R2, R4
                           // R4 = word address of ICDIPTR
          R2, R0, #0x3
   AND
                           // R4 = byte address in ICDIPTR
   ADD
          R4, R2, R4
   /*Using register address in R4 and the value in R2 write to
    *(only) the appropriate byte*/
   STRB R1, [R4]
   POP {R4-R5, PC}
 *Pushbutton - Interrupt Service Routine
 *This routine checks which KEY has been pressed. It writes to HEXO
global KEY ISR
KEY ISR:
   LDR
           RO, =0xFF200050 // base address of pushbutton KEY port
           R1, [R0, #0xC] // read edge capture register
   LDR
   MOV
           R2, #0xF
   STR
           R2, [R0, #0xC] // clear the interrupt
   LDR
           R0, =0xFF200020 // based address of HEX display
CHECK_KEY0:
   MOV
           R3, #0x1
   ANDS
           R3, R3, R1
           CHECK KEY1 // display "0"
   BE0
```

```
В
           counter
CHECK_KEY1:
   MOV
           R3, #0x2
           R3, R3, R1 // check for KEY1
   ANDS
           CHECK_KEY2
   BEQ
           main_loop
   В
CHECK_KEY2:
           R3, #0x4
   MOV
           R3, R3, R1 // check for KEY2
   ANDS
   BEQ
           IS_KEY3
   В
           counter
IS_KEY3:
           R2, #0b01001111
   MOV
           R2, [R0]
   STR
END_KEY_ISR:
   BX LR
    .end
```