# Lab 5 Report

# Part 1 – Ripple Carry Adder (RCA)

- i. Design Files for RCA
  - a. RCA\_4bits

```
module RCA_4bits(
        input clk,
        input enable,
        input [3:0] A, B,
        input Cin,
        output [4:0] Q
);

wire c1, c2, c3;
full_adder FA1 (A[0], B[0], Cin, Q[0], c1),
        FA2 (A[1], B[1], c1, Q[1], c2),
        FA3 (A[2], B[2], c2, Q[2], c3),
        FA4 (A[3], B[3], c3, Q[3], Q[4]);

register_logic r1(.clk(clk), .enable(enable), .Q(Q));
endmodule
```

b. full\_adder

```
module full_adder(
          input A, B, Cin,
          output S, Cout
);
    wire s1, c1, c2;

    xor (S, A, B, Cin);
    or (Cout, B & Cin, A & Cin, A & B);
endmodule
```

c. register\_logic

```
module register_logic(
    input clk,
    input enable,
    input [4:0] Data,
    output reg [4:0] Q
);

initial begin
    Q = 4'b00000;
end

always @(posedge clk) begin
    if(enable)
    Q = Data;
else
    Q = Q;
end
endmodule
```

### ii. Test-bench for RCA

```
module tb RCA 4bits;
                               #10;
    reg clk;
                               enable = 0;
    reg enable;
    reg [3:0] A;
                               #10;
    reg [3:0] B;
    reg Cin;
                               // Test Case 4
                               A = 4'b1100;
                               B = 4'b0100;
    wire [4:0] Q;
                               Cin = 1'b0;
    RCA 4bits uut (
                               enable = 1;
        .clk(clk),
        .enable(enable),
                               #10;
        .A(A),
                               enable = 0;
        .B(B),
        .Cin(Cin),
                               #10;
        .Q(Q)
    );
                               // Test Case 5
    initial begin
                               A = 4'b1000;
                               B = 4'b1000;
                               Cin = 1'b01;
    // Initialization
    clk = 0;
                               enable = 1;
    enable = 1;
    A = 0;
                               #10;
    B = 0;
    Cin = 0;
                               enable = 0;
    #10;
                               #10;
                               // Test Case 6
    // Test Case 1
    A = 4'b0001;
                               A = 4'b1001;
    B = 4'b0101;
                               B = 4'b1010;
    Cin = 1'b0;
                               Cin = 1'b1;
    enable = 1;
                               enable = 1;
    #10;
                               #10;
    enable = 0;
                               enable = 0;
    #10;
                               #10;
    // Test Case 2
                               // Test Case 7
    A = 4'b0111;
                               A = 4'b1111;
    B = 4'b0111;
                               B = 4'b1111;
    Cin = 1'b0;
                               Cin = 1'b0;
    enable = 1;
                               enable = 1;
    #10;
                               #10;
    enable = 0;
                               enable = 0;
    #10;
                               #10;
    // Test Case 3
                               end
    A = 4'b1000;
    B = 4'b0111;
                               always
    Cin = 1'b1;
                               #5 clk = \simclk;
    enable = 1;
                           endmodule
```


#### iii. Testcases Table for RCA

| A[3:0] | B[3:0] | Cin | Sum[3:0] | Cout |
|--------|--------|-----|----------|------|
| 0001   | 0101   | 0   | 0110     | 0    |
| 0111   | 0111   | 0   | 1110     | 0    |
| 1000   | 0111   | 1   | 0000     | 1    |
| 1100   | 0100   | 0   | 0000     | 1    |
| 1000   | 1000   | 1   | 0001     | 1    |
| 1001   | 1010   | 1   | 0100     | 1    |
| 1111   | 1111   | 0   | 1110     | 1    |

#### iv. Constraints File for RCA

```
## Clock signal
set property PACKAGE PIN W5 [get ports clk]
    set property IOSTANDARD LVCMOS33 [get ports clk]
    create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports clk]
## Switches
set property PACKAGE PIN V17 [get ports {A[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {A[0]}]
set property PACKAGE PIN V16 [get ports {A[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {A[1]}]
set property PACKAGE PIN W16 [get ports {A[2]}]
    set property IOSTANDARD LVCMOS33 [get_ports {A[2]}]
set property PACKAGE PIN W17 [get ports {A[3]}]
   set property IOSTANDARD LVCMOS33 [get ports {A[3]}]
set property PACKAGE PIN W15 [get_ports {B[4]}]
   set property IOSTANDARD LVCMOS33 [get ports {B[4]}]
set property PACKAGE PIN V15 [get_ports {B[5]}]
    set property IOSTANDARD LVCMOS33 [get ports {B[5]}]
set property PACKAGE PIN W14 [get ports {B[6]}]
    set property IOSTANDARD LVCMOS33 [get ports {B[6]}]
set property PACKAGE PIN W13 [get ports {B[7]}]
   set property IOSTANDARD LVCMOS33 [get ports {B[7]}]
set property PACKAGE PIN V2 [get ports {Cin}]
    set property IOSTANDARD LVCMOS33 [get ports {Cin}]
## LEDs
set property PACKAGE PIN U16 [get ports {Q[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {Q[0]}]
set property PACKAGE PIN E19 [get_ports {Q[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {Q[1]}]
set property PACKAGE PIN U19 [get_ports {Q[2]}]
   set property IOSTANDARD LVCMOS33 [get ports {Q[2]}]
set property PACKAGE PIN V19 [get ports {Q[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {Q[3]}]
set property PACKAGE PIN W18 [get ports {Q[4]}]
    set property IOSTANDARD LVCMOS33 [get ports {Q[4]}]
##Buttons
set property PACKAGE PIN U18 [get ports enable]
    set property IOSTANDARD LVCMOS33 [get ports enable]
```

# v. Simulation Waveform for RCA TB



# Part 2 – Carry Lookahead Adder (CLA)

# vi. $C_i$ and $S_i$ Equations

$$C_{0} = C_{in}$$

$$C_{1} = P_{0}C_{0} + G_{0}$$

$$C_{2} = P_{1}P_{0}C_{0} + P_{1}G_{0} + G_{1}$$

$$C_{3} = P_{2}P_{1}P_{0}C_{0} + P_{2}P_{1}G_{0} + P_{2}G_{1} + G_{2}$$

$$C_{4} = C_{out} = P_{3}P_{2}P_{1}P_{0}C_{0} + P_{3}P_{2}P_{1}G_{0} + P_{3}P_{2}G_{1} + P_{3}G_{2} + G_{3}$$

$$S_{0} = P_{0} \oplus C_{0}$$

$$S_{1} = P_{1} \oplus C_{1}$$

$$S_{2} = P_{2} \oplus C_{2}$$

$$S_{3} = P_{3} \oplus C_{3}$$

### vii. Design Files for CLA

#### a. CLA 4bits

```
module CLA 4bits(
        input clk,
        input enable,
        input [3:0] A, B,
        input Cin,
        output [4:0] Q
   wire [3:0] G, P, S;
   wire [4:0] C;
   wire [3:0] Sum;
   wire Cout;
   assign G = A & B;
   assign P = A ^ B;
   assign C[0] = Cin;
   assign C[1] = G[0] | (P[0] & C[0]);
   assign C[2] = G[1] \mid (P[1] \& G[0]) \mid (P[1] \& P[0] \& C[0]);
   assign C[3] = G[2] | (P[2] & G[1]) | (P[2] & P[1] & G[0]) | (P[2] & P[1] & P[0] & C[0]);
   assign Cout = G[3] | (P[3] & G[2]) | (P[3] & P[2] & G[1]) |
                  (P[3] & P[2] & P[1] & G[0]) | (P[3] & P[2] & P[1] & P[0] & C[0]);
   assign S = P ^ C;
   assign Q = {Cout, S};
    register logic r1(.clk(clk), .enable(enable), .Q(Q));
endmodule
```

## b. register\_logic

```
module register_logic(
       input clk,
        input enable,
        input [4:0] Data,
       output reg [4:0] Q
    );
    initial begin
        Q = 4'b0000;
    end
    always @(posedge clk) begin
        if(enable)
            Q = Data;
        else
            Q = Q;
    end
endmodule
```

```
module tb CLA 4bits;
                               #10;
    reg clk;
                               enable = 0;
    reg enable;
    reg [3:0] A;
                               #10;
    reg [3:0] B;
    reg Cin;
                               // Test Case 4
                               A = 4'b1001;
                               B = 4'b0100;
    wire [4:0] Q;
                               Cin = 1'b0;
    CLA 4bits uut (
                               enable = 1;
        .clk(clk),
        .enable(enable),
                               #10;
        .A(A),
                               enable = 0;
        .B(B),
        .Cin(Cin),
                               #10;
        .Q(Q)
    );
                               // Test Case 5
    initial begin
                               A = 4'b1000;
                               B = 4'b1000;
    // Initialization
                               Cin = 1'b01;
    clk = 0;
                               enable = 1;
    enable = 1;
    A = 0;
                               #10;
    B = 0;
    Cin = 0;
                               enable = 0;
                               #10;
    #10;
                               // Test Case 6
    // Test Case 1
    A = 4'b0000;
                               A = 4'b1101;
    B = 4'b0101;
                               B = 4'b1010;
    Cin = 1'b0;
                               Cin = 1'b1;
    enable = 1;
                               enable = 1;
    #10;
                               #10;
    enable = 0;
                               enable = 0;
    #10;
                               #10;
    // Test Case 2
                               // Test Case 7
    A = 4'b0101;
                               A = 4'b1110;
    B = 4'b0111;
                               B = 4'b1111;
    Cin = 1'b0;
                               Cin = 1'b0;
    enable = 1;
                               enable = 1;
    #10;
                               #10;
    enable = 0;
                               enable = 0;
    #10;
                               #10;
    // Test Case 3
                               end
    A = 4'b1001;
    B = 4'b0111;
                               always
    Cin = 1'b1;
                               #5 clk = \simclk;
    enable = 1;
                           endmodule
```


#### ix. Testcases Table for CLA

| A[3:0] | B[3:0] | Cin | Sum[3:0] | Cout |
|--------|--------|-----|----------|------|
| 0000   | 0101   | 0   | 0101     | 0    |
| 0101   | 0111   | 0   | 1100     | 0    |
| 1000   | 0111   | 1   | 0000     | 1    |
| 1001   | 0100   | 0   | 1101     | 0    |
| 1000   | 1000   | 1   | 0001     | 1    |
| 1101   | 1010   | 1   | 1000     | 1    |
| 1110   | 1111   | 0   | 1101     | 1    |

#### x. Constraints File for CLA

```
## Clock signal
set property PACKAGE PIN W5 [get ports clk]
    set property IOSTANDARD LVCMOS33 [get ports clk]
    create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports clk]
## Switches
set property PACKAGE PIN V17 [get ports {A[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {A[0]}]
set property PACKAGE PIN V16 [get ports {A[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {A[1]}]
set property PACKAGE PIN W16 [get ports {A[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {A[2]}]
set property PACKAGE PIN W17 [get ports {A[3]}]
   set property IOSTANDARD LVCMOS33 [get ports {A[3]}]
set property PACKAGE PIN W15 [get_ports {B[4]}]
    set property IOSTANDARD LVCMOS33 [get ports {B[4]}]
set property PACKAGE PIN V15 [get ports {B[5]}]
    set property IOSTANDARD LVCMOS33 [get ports {B[5]}]
set_property PACKAGE_PIN W14 [get_ports {B[6]}]
    set property IOSTANDARD LVCMOS33 [get ports {B[6]}]
set property PACKAGE PIN W13 [get ports {B[7]}]
   set property IOSTANDARD LVCMOS33 [get ports {B[7]}]
set property PACKAGE PIN V2 [get ports {Cin}]
    set property IOSTANDARD LVCMOS33 [get ports {Cin}]
## LEDs
set property PACKAGE PIN U16 [get ports {Q[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {Q[0]}]
set property PACKAGE PIN E19 [get_ports {Q[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {Q[1]}]
set property PACKAGE PIN U19 [get_ports {Q[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {Q[2]}]
set property PACKAGE PIN V19 [get ports {Q[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {Q[3]}]
set property PACKAGE PIN W18 [get ports {Q[4]}]
    set property IOSTANDARD LVCMOS33 [get ports {Q[4]}]
##Buttons
set property PACKAGE PIN U18 [get ports enable]
    set property IOSTANDARD LVCMOS33 [get ports enable]
```


### xi. Simulation Waveform for CLA TB




# Part 3 – Speed and Area Comparison of RCA vs. CLA

# xii. Screenshots of Gate-Level Schematics

a. RCA



## b. CLA



## xiii. Delay and Area Calculations

#### a. RCA

There are 4 full adders each with 3 AND, 2 OR, and 2 XOR gates. The areas for these gates are 4, 4, and 6 respectively. This means the total area comes for the equation: 4(3(4) + 2(4) + 2(6)) = 4(32) = 128 units of area.

The critical path through our full adder design is the  $C_{out}$  path for each full adder. This means going through an AND gate, then 2 OR gates. The time take for each full adder is 3 + 2(2) = 7ns, this multiplied by 4 since there are 4 full adders to go through means the critical path would take 28ns.

#### b. CLA

My CLA design has 20 AND, 10 OR, and 8 XOR gates. Multiplied by their areas this gives us the following equation: 20(4) + 10(4) + 8(6) = 168 units of area.

The critical path through the carry adder is through 1 XOR, 4 AND, and 2 OR gates. This gives us the following time equation 1(3) + 4(3) + 2(2) = 19ns.

### xiv. RCA and CLA Delay and Area Analysis

The RCA design has a smaller area footprint but takes a lot longer than the CLA design. The CLA design has the converse, with a larger area but a lesser critical path. This means in space constrained design I would implement the RCA, but in a time constrained design I would implement the CLA.