EE 316 Lab #6 Report


Documentation of Design Process

I began my design process with laying out each of the pieces I'd need to complete the project. These were: a timer that could count milliseconds accurately, a counter that could use this timer to increment or decrement, a way of displaying this counter to the display, and a way of inputting the mode selection, initial values, and the start/stop and reset buttons. These already divided themselves up pretty logically into modules that could function independently of each other for the most part. Obviously, there would be connections between all the modules and building these were the next step. The slow clock would need to travel from the clock divider module to the counter module, and the digits being incremented in the counter module would need to travel to the display module. And then all of these would be conditional on the inputs received from the reset, start/stop, and mode selection buttons and switches.

My first functional attempt at this only had 3 modules, a clock divider, a display module, and a main. These came almost directly from my initial planning. However, this made keeping track of where things were, and how they were connected very difficult. I also had a lot of repetitive code with small adjustments. It worked for the most part, but debugging was a nightmare. The button debouncing wasn't working at all and displaying the digits would only work for counting up. After messing with this iteration for a while I took a step back and decided some code cleanup would be necessary before I could continue debugging. I added an extra module and divided up the work each had a little differently. My clock dividing module now created two separate clocks, one for the stopwatch, one for the display. At first, I hadn't even considered the need for two independent clocks each generated from the board's clock. I thought I would only need the capability of timing the milliseconds. These could now be adjusted very easily and could not function independently of a reset button. Then I copied over the SSEG module we made in Lab 4 and made that its own module. The logic for switching between which digit to display went into its own module. Finally, the counting logic became a completely independent module, which made attacking the reset and counting down issues much easier. I had a separate main that tied all these together and had a small bit of logic for displaying the right digits and the period divider. I could have added this to the SSEG control module, but felt it fit better in the main.

Overall, the initial design wasn't the issue. It was the fact that I rushed into it without enough proper planning, which hurt me when it came to debugging the finer points of the lab. Most of the parts we needed we had already coded in previous Labs but putting them together wasn't as simple has copy-pasting them into a new project. The fact that there were separate modes with independent behaviors meant you had to redesign the overarching logic from the ground up.

Processor Architecture



Verilog Codes and Constraints

input reset_toggle,

```
Stopwatch Main
module stopwatch(
        input clock,
        input toggle,
        input reset,
        input [1:0] mode sel,
        input [3:0] init val one, init val two,
        output a, b, c, d, e, f, g, dp,
        output enable_D1, enable_D2, enable_D3, enable_D4
    );
    wire [3:0] digit0, digit1, digit2, digit3;
    reg [3:0] sseg selector;
    reg reg dp;
    wire stopwatch clock;
    wire screen refresh clock;
    clock divider(clock, stopwatch clock, screen refresh clock);
    sseg(sseg_selector, {g, f, e, d, c, b, a});
    digit_selector(screen_refresh_clock, enable_D1, enable_D2, enable_D3, enable_D4);
    counter (
            stopwatch clock,
            toggle,
            reset,
            mode sel,
            init val one,
            init val two,
            digit0,
            digit1,
            digit2,
            digit3
    );
    assign dp = reg dp;
    always @ (*)
        case ({enable D1,enable D2,enable D3,enable D4})
            4'b0111:
            begin
                sseg_selector = digit0;
                reg dp = 1'b1;
            end
            4'b1011:
            begin
                sseg selector = digit1;
                reg dp = 1'b1;
            end
            4'b1101:
                sseg_selector = digit2;
                reg dp = 1'b0;
            end
            4'b1110:
            begin
                sseg selector = digit3;
                reg_dp = 1'b1;
            default: sseg_selector = 0;
    endcase
endmodule
Counter
module counter(
       input stopwatch_clock,
       input start_stop_toggle,
```

```
input [1:0] mode sel,
    input [3:0] init_val_one, init_val_two,
    output reg [3:0] digit0, digit1, digit2, digit3
);
reg button n ff;
reg start stop;
reg reset n ff;
reg reset;
always @ (posedge stopwatch clock) // look for the edge of the button. Use active low logic
begin
    button n ff <= start stop toggle; //assign button flip flop from button
    if (button n ff && !start stop toggle) // if button n ff = 1 && button n = 0
             start stop <= ~start stop;</pre>
    reset_n_ff <= reset_toggle; //assign reset button flip flop from reset button</pre>
    if (reset_n_ff && !reset_toggle) // if reset_n_ff = 1 && reset_n = 0
        reset <= 1; //assert reset signal</pre>
        reset <= 0; //when the reset button is not negative edge, reset signal is low
end
always @ (posedge stopwatch clock)
begin
    if (start stop == 1 && reset == 1)
    begin
        if (mode sel == 2'b00)
        begin
             digit0 <= 0;
             digit1 <= 0;
             digit2 <= 0;
             digit3 <= 0;
        end
        else if(mode sel == 2'b01 || mode sel == 2'b11)
        begin
             digit0 <= 0;
             digit1 <= 0;
             digit2 <= init val one;
             digit3 <= init_val_two;</pre>
        end
        else if(mode sel == 2'b10)
        begin
             digit0 <= 9;
             digit1 <= 9;
             digit2 <= 9;
             digit3 <= 9;
        end
    end
    else if(start stop == 1)
    begin
        digit0 <= digit0;</pre>
        digit1 <= digit1;</pre>
        digit2 <= digit2;</pre>
        digit3 <= digit3;</pre>
    else if(start stop != 1)
    begin
        if (mode sel <= 2'b01)</pre>
        begin
            if(digit0 == 9)
            begin
                 digit0 <= 0;
                 if (digit1 == 9)
                 begin
                     digit1 <= 0;
                     if (digit2 == 9)
                     begin
                         digit2 <= 0;
                         if(digit3 == 9)
                              digit3 <= 0;
                              digit3 <= digit3 + 1;</pre>
                     end
                     else
                         digit2 <= digit2 + 1;</pre>
                 end
```

```
else
                        digit1 <= digit1 + 1;</pre>
                end
                else
                    digit0 <= digit0 + 1;</pre>
            else if (mode sel >= 2'b10)
            begin
                if(digit0 == 0)
                begin
                    if (digit1 == 0)
                    begin
                        if (digit2 == 0)
                        begin
                            if(digit3 == 0)
                            begin
                                digit0 <= 0;
                                digit1 <= 0;
                                digit2 <= 0;
                                digit3 \leftarrow 0;
                            end
                            else
                            begin
                                digit3 <= digit3 - 1;</pre>
                                digit2 <= 9;
                            end
                        end
                        else
                        begin
                            digit2 <= digit2 - 1;</pre>
                            digit1 <= 9;
                        end
                    end
                    else
                        digit1 <= digit1 - 1;</pre>
                        digit0 <= 9;
                    end
                end
                else
                    digit0 <= digit0 - 1;
            end
        end
    end
endmodule
SSEG
module sseq(
         input [3:0] sseg selector,
         output reg [6:0] sseg output
    );
    always @ (*)
    begin
         case(sseg_selector)
             0 : sseg_output = 7'b1000000;
             1 : sseg output = 7'b1111001;
             2 : sseg output = 7'b0100100;
             3 : sseg output = 7'b0110000;
             4 : sseg output = 7'b0011001;
             5 : sseg_output = 7'b0010010;
             6 : sseg_output = 7'b0000010;
             7 : sseg output = 7'b1111000;
             8 : sseg output = 7'b0000000;
             9 : sseg_output = 7'b0010000;
             default : sseg output = 7'b0111111;
         endcase
    end
endmodule
```

```
Clock Divider
module clock divider (
    input clock,
    output stopwatch clock,
    output screen refresh clock
    );
    reg [19:0] stopwatch count; // 19:0 for real time,
    reg [16:0] screen refresh count; // 16:0 for real time
    reg tmp_stopwatch clk;
    reg tmp screen refresh clk;
    assign stopwatch clock = (stopwatch count == 1000000) ? 1'b1 : 1'b0;
    assign screen refresh clock = (screen refresh count == 100000) ? 1'b1 : 1'b0;
    always @(posedge clock) begin
        if (stopwatch count < 1000000) begin</pre>
            stopwatch count <= stopwatch count + 1; // count up</pre>
        else begin
            stopwatch count <= 0; // reset the counter</pre>
        end
    end
    always @(posedge clock) begin // use for loop to generate the rclk. rclk*refresh = master clock
        if (screen refresh count < 100000) begin
            screen refresh count <= screen refresh count + 1; // count up
        end else begin
            screen refresh count <= 0; // reset the refresh counter</pre>
        end
    end
endmodule
Digit Selector
module digit selector(
        input screen refresh clock,
        output enable D1, enable D2, enable D3, enable D4
    );
    reg [3:0] pattern = 4'b0111;
    assign enable D1 = pattern[3];
    assign enable_D2 = pattern[2];
    assign enable D3 = pattern[1];
    assign enable D4 = pattern[0];
    always @ (posedge screen refresh clock)
    begin
        pattern <= {pattern[0], pattern[3:1]};</pre>
```

end endmodule

Test Bench Code

Constraints

```
## Clock signal
set property PACKAGE PIN W5 [get ports clock]
    set property IOSTANDARD LVCMOS33 [get ports clock]
    create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports clock]
## Switches
set property PACKAGE PIN V17 [get ports {init val one[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {init val one[0]}]
set property PACKAGE PIN V16 [get ports {init val one[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {init val one[1]}]
set property PACKAGE PIN W16 [get ports {init val one[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {init val one[2]}]
set property PACKAGE PIN W17 [get ports {init val one[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {init val one[3]}]
set property PACKAGE PIN W15 [get ports {init val two[0]}]
    set property IOSTANDARD LVCMOS33 [get_ports {init_val_two[0]}]
set property PACKAGE PIN V15 [get_ports {init_val_two[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {init val two[1]}]
set property PACKAGE PIN W14 [get ports {init val two[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {init val two[2]}]
set property PACKAGE PIN W13 [get ports {init val two[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {init val two[3]}]
set property PACKAGE PIN T1 [get ports {mode sel[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {mode sel[0]}]
set property PACKAGE_PIN R2 [get_ports {mode_sel[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {mode sel[1]}]
##7 segment display
set property PACKAGE PIN W7 [get ports {a}]
    set property IOSTANDARD LVCMOS33 [get ports {a}]
set property PACKAGE_PIN W6 [get_ports {b}]
    set property IOSTANDARD LVCMOS33 [get ports {b}]
set property PACKAGE PIN U8 [get ports {c}]
   set property IOSTANDARD LVCMOS33 [get ports {c}]
set property PACKAGE PIN V8 [get ports {d}]
    set property IOSTANDARD LVCMOS33 [get ports {d}]
set property PACKAGE PIN U5 [get ports {e}]
    set property IOSTANDARD LVCMOS33 [get ports {e}]
set property PACKAGE PIN V5 [get ports {f}]
    set property IOSTANDARD LVCMOS33 [get ports {f}]
set property PACKAGE PIN U7 [get ports {g}]
    set property IOSTANDARD LVCMOS33 [get ports {g}]
set property PACKAGE PIN V7 [get ports dp]
    set property IOSTANDARD LVCMOS33 [get ports dp]
set property PACKAGE PIN U2 [get ports {enable D1}]
    set property IOSTANDARD LVCMOS33 [get ports {enable D1}]
set property PACKAGE PIN U4 [get ports {enable D2}]
   set property IOSTANDARD LVCMOS33 [get ports {enable D2}]
set property PACKAGE PIN V4 [get ports {enable D3}]
    set property IOSTANDARD LVCMOS33 [get ports {enable D3}]
set property PACKAGE PIN W4 [get ports {enable D4}]
   set property IOSTANDARD LVCMOS33 [get ports {enable D4}]
##Buttons
set property PACKAGE PIN U18 [get ports {toggle}]
    set property IOSTANDARD LVCMOS33 [get ports {toggle}]
set property PACKAGE PIN T18 [get ports {reset}]
    set property IOSTANDARD LVCMOS33 [get ports {reset}]
```

Simulation Waveforms

