

1. The crossed-out FP instructions do not need to be implemented.
2. The ll and sc instructions are not part of this project.
3. In addition to the core set, implement the bgtz and blez instructions described on back.

MIPS Reference Data Card (“Green Card”) 1. Pull along perforation to separate card 2. Fold bottom side (columns 3 and 4) together

MIPS Reference Data

CORE INSTRUCTION SET

NAME, MNEMONIC	FOR- NAME, MNEMONIC	MAT	OPERATION (in Verilog)	OPCODE (Hex)
Add	add	R R[rd] = R[rs] + R[rt]	(1) 0 / 20 _{hex}	
Add Immediate	addi	I R[rt] = R[rs] + SignExtImm	(1,2) 8 _{hex}	
Add Imm. Unsigned	addiu	I R[rt] = R[rs] + SignExtImm	(2) 9 _{hex}	
Add Unsigned	addu	R R[rd] = R[rs] + R[rt]	0 / 21 _{hex}	
And	and	R R[rd] = R[rs] & R[rt]	0 / 24 _{hex}	
And Immediate	andi	I R[rt] = R[rs] & ZeroExtImm	(3) c _{hex}	
Branch On Equal	beq	I if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4) 4 _{hex}	
Branch On Not Equal	bne	I if(R[rs]≠R[rt]) PC=PC+4+BranchAddr	(4) 5 _{hex}	
Jump	j	J PC=JumpAddr	(5) 2 _{hex}	
Jump And Link	jal	J R[31]=PC+8;PC=JumpAddr	(5) 3 _{hex}	
Jump Register	jr	R PC=R[rs]	0 / 08 _{hex}	
Load Byte Unsigned	lbu	I R[rt]={24'b0,M[R[rs]] +SignExtImm}(7:0)	(2) 24 _{hex}	
Load Halfword Unsigned	lhu	I R[rt]={16'b0,M[R[rs]] +SignExtImm}(15:0)	(2) 25 _{hex}	
Load Linked	ll	I R[rt]=M[R[rs]]+SignExtImm	(2,7) 30 _{hex}	
Load Upper Imm.	lui	I R[rt]={imm, 16'b0}	f _{hex}	
Load Word	lw	I R[rt]=M[R[rs]]+SignExtImm	(2) 23 _{hex}	
Nor	nor	R R[rd] = ~ (R[rs] R[rt])	0 / 27 _{hex}	
Or	or	R R[rd] = R[rs] R[rt]	0 / 25 _{hex}	
Or Immediate	ori	I R[rt] = R[rs] ZeroExtImm	(3) d _{hex}	
Set Less Than	slt	R R[rd] = (R[rs] < R[rt]) ? 1 : 0	0 / 2a _{hex}	
Set Less Than Imm.	slti	I R[rt] = (R[rs] < SignExtImm) ? 1 : 0 (2)	a _{hex}	
Set Less Than Imm. Unsigned	sltiu	I R[rt] = (R[rs] < SignExtImm) ? 1 : 0 (2,6)	b _{hex}	
Set Less Than Unsigned	sltu	R R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6) 0 / 2b _{hex}	
Shift Left Logical	sll	R R[rd] = R[rt] << sham	0 / 00 _{hex}	
Shift Right Logical	srl	R R[rd] = R[rt] >> sham	0 / 02 _{hex}	
Store Byte	sb	I M[R[rs]]+SignExtImm)(7:0) = R[rt](7:0)	(2) 28 _{hex}	
Store Conditional	sc	I M[R[rs]]+SignExtImm) = R[rt]; R[rt] = (atomic) ? 1 : 0 (2,7)	28 _{hex}	
Store Halfword	sh	I M[R[rs]]+SignExtImm)(15:0) = R[rt](15:0)	(2) 29 _{hex}	
Store Word	sw	I M[R[rs]]+SignExtImm) = R[rt]	(2) 2b _{hex}	
Subtract	sub	R R[rd] = R[rs] - R[rt]	(1) 0 / 22 _{hex}	
Subtract Unsigned	subu	R R[rd] = R[rs] - R[rt]	0 / 23 _{hex}	
(1) May cause overflow exception				
(2) SignExtImm = { 16{immediate[15]}, immediate }				
(3) ZeroExtImm = { 16{1b'0}, immediate }				
(4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }				
(5) JumpAddr = { PC+4[31:28], address, 2'b0 }				
(6) Operands considered unsigned numbers (vs. 2's comp.)				
(7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic				

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31	26 25	21 20	16 15	11 10	6 5 0
I	opcode	rs	rt			immediate
	31	26 25	21 20	16 15		0
J	opcode				address	
	31	26 25				0

ARITHMETIC CORE INSTRUCTION SET

NAME, MNEMONIC	MAT	FOR- NAME, MNEMONIC	OPERATION	OPCODE (Hex)
Branch On FP True	bc1t	FI if(FPcond)PC=PC+4+BranchAddr	(4)	11/8/1--
Branch On FP False	bc1f	FI if(!FPcond)PC=PC+4+BranchAddr	(4)	11/8/0--
Divide	div	R Lo=R[rs] R[rt]; Hi=R[rs] % R[rt]	(6)	0/-/-/1a
Divide Unsigned	divu	R Lo=R[rs] R[rt]; Hi=R[rs] % R[rt]	(6)	0/-/-/1b
FP Add Single	add.s	FR F[fd] = F[fs] + F[ft]	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}	11/10/-/0
FP Add	add.d	FR F[fd] = F[fs] + F[ft]	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}	11/11/-/0
FP Compare Single	c.x.s*	FR FPcond = (F[fs] op F[ft]) ? 1 : 0	FPcond = ({F[fs],F[fs+1]} op {F[ft],F[ft+1]}) ? 1 : 0	11/10/-/y
FP Compare	c.x.d*	FR FPcond = ({F[fs],F[fs+1]} op {F[ft],F[ft+1]}) ? 1 : 0	FPcond = ({F[fs],F[fs+1]} op {F[ft],F[ft+1]}) ? 1 : 0	11/11/-/y
* (x is eq, lt, or le) (op is ==, <, or <=) (y is 32, 3c, or 3e)				
FP Divide Single	div.s	FR F[fd] = F[fs] / F[ft]	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}	11/10/-/3
FP Divide	div.d	FR F[fd] = F[fs] / F[ft]	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}	11/11/-/3
FP Multiply Single	mul.s	FR F[fd] = F[fs] * F[ft]	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} * {F[ft],F[ft+1]}	11/10/-/2
FP Multiply	mul.d	FR F[fd] = F[fs] * F[ft]	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} * {F[ft],F[ft+1]}	11/11/-/2
FP Subtract Single	sub.s	FR F[N]=F[fs] - F[ft]	{F[N],F[fd+1]} = {F[fs],F[fs+1]} - {F[ft],F[ft+1]}	11/10/-/1
FP Subtract	sub.d	FR F[N]=F[fs] - F[ft]	{F[N],F[fd+1]} = {F[fs],F[fs+1]} - {F[ft],F[ft+1]}	11/11/-/1
Load FP Single	lwc1	I F[rt]=M[R[rs]]+SignExtImm	(2)	31/-/-/-
Load FP	ldc1	I F[rt]=M[R[rs]]+SignExtImm;	(2)	35/-/-/-
Double		I F[rt+4]=M[R[rs]]+SignExtImm+4		
Move From Hi	mfhi	R R[rd] = Hi		0 / -/-/10
Move From Lo	mflo	R R[rd] = Lo		0 / -/-/12
Move From Control	mfc0	R R[rd] = CR[rs]		10/0/-/0
Multiply	mult	R [Hi,Lo] = R[rs] * R[rt]		0/-/-/18
Multiply Unsigned	multu	R [Hi,Lo] = R[rs] * R[rt]		0/-/-/19
Shift Right Arith.	sra	R R[rd] = R[rt] >> sham		0/-/-/3
Store FP Single	swc1	I M[R[rs]]+SignExtImm) = F[rt]	(2)	39/-/-/-
Store FP	sdc1	I M[R[rs]]+SignExtImm) = F[rt];	(2)	3d/-/-/-
Double		I M[R[rs]]+SignExtImm+4) = F[rt+1]		

FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fm1	ft	fs	fr	funct
	31	26 25	21 20	16 15	11 10	6 5 0

FI	opcode	fm1	ft		immediate
	31	26 25	21 20	16 15	0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs]<R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	if(R[rs]≤R[rt]) PC = Label
Branch Greater Than or Equal	bge	if(R[rs]≥R[rt]) PC = Label
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

OPCODES, BASE CONVERSION, ASCII SYMBOLS		③				
MIPS (1) MIPS	(2) MIPS	Binary	Deci-mal	Hexa-ASCII	Deci-mal	Hexa-ASCII
opcode	funct	funct	decim-al	char-acter	decim-al	char-acter
(31:26)	(5:0)	(5:0)				
(1)	sll	add,f	00 0000	0 0 NUL	64 40	@
		sub,f	00 0001	1 1 SOH	65 41	A
j	srl	mul,f	00 0010	2 2 STX	66 42	B
jal	sra	div,f	00 0011	3 3 ETX	67 43	C
beq	sllv	sqrt,f	00 0100	4 4 EOT	68 44	D
bne		abs,f	00 0101	5 5 ENQ	69 45	E
blez	srlv	mov,f	00 0110	6 6 ACK	70 46	F
bgtz	sra	neg,f	00 0111	7 7 BEL	71 47	G
addi	jr		00 1000	8 8 BS	72 48	H
addiu	jalr		00 1001	9 9 HT	73 49	I
slti	movz		00 1010	10 a LF	74 4a	J
sltiu	movn		00 1011	11 b VT	75 4b	K
andi	syscall	round.wf	00 1100	12 c FF	76 4c	L
ori	break	trunc.wf	00 1101	13 d CR	77 4d	M
xori		ceil.wf	00 1110	14 e SO	78 4e	N
lui	sync	floor.wf	00 1111	15 f SI	79 4f	O
(2)	mfhi		01 0000	16 10 DLE	80 50	P
mthi			01 0001	17 11 DC1	81 51	Q
mflo	movz,f		01 0010	18 12 DC2	82 52	R
mtlo	movn,f		01 0011	19 13 DC3	83 53	S
			01 0100	20 14 DC4	84 54	T
			01 0101	21 15 NAK	85 55	U
			01 0110	22 16 SYN	86 56	V
			01 0111	23 17 ETB	87 57	W
	mult		01 1000	24 18 CAN	88 58	X
	multu		01 1001	25 19 EM	89 59	Y
	div		01 1010	26 1a SUB	90 5a	Z
	divu		01 1011	27 1b ESC	91 5b	[
			01 1100	28 1c FS	92 5c	\
	lb	add cvt.sf	10 0000	32 20 Space	96 60	-
	lh	addu cvt.df	10 0001	33 21 !	97 61	a
	lw	sub	10 0010	34 22 "	98 62	b
	lw	subu	10 0011	35 23 #	99 63	c
	lbu	and cvt.wf	10 0100	36 24 \$	100 64	d
	lhu	or	10 0101	37 25 %	101 65	e
	lwr	xor	10 0110	38 26 &	102 66	f
		nor	10 0111	39 27 /	103 67	g
	sb		10 1000	40 28 (104 68	h
	sh		10 1001	41 29)	105 69	i
	swl	slt	10 1010	42 2a *	106 6a	m
	sw	sltu	10 1011	43 2b +	107 6b	k
			10 1100	44 2c ,	108 6c	l
			10 1101	45 2d -	109 6d	m
	swr		10 1110	46 2e .	110 6e	n
	cache		10 1111	47 2f /	111 6f	o
ll	tge	c.f,f	11 0000	48 30 0	112 70	p
lwci	tgeu	c.unf,f	11 0001	49 31 1	113 71	q
lcw2	tilt	c.ed,f	11 0010	50 32 2	114 72	r
pref	titu	c.ueq,f	11 0011	51 33 3	115 73	s
	teq	c.ol,f	11 0100	52 34 4	116 74	t
ldc1		c.ul,f	11 0101	53 35 5	117 75	u
ldc2	tne	c.ole,f	11 0110	54 36 6	118 76	v
		c.ueq,f	11 0111	55 37 7	119 77	w
sc		c.ssf,f	11 1000	56 38 8	120 78	x
swc1		c.nglef,f	11 1001	57 39 9	121 79	y
swc2		c.seq,f	11 1010	58 3a :	122 7a	z
		c.nglf,f	11 1011	59 3b ;	123 7b	{
		c.lt,f	11 1100	60 3c <	124 7c	-
sdcl		c.ngef,f	11 1101	61 3d =	125 7d	}
sdc2		c.le,f	11 1110	62 3e >	126 7e	~
		c.ngt,f	11 1111	63 3f ?	127 7f	DEL

(1) opcode(31:26) == 0


(2) opcode(31:26) == 17₁₀ (11₁₆); if fmt(25:21)==16₁₀ (10₁₆) f= s (single); if fmt(25:21)==17₁₀ (11₁₆) f= d (double)

IEEE 754 FLOATING-POINT STANDARD


(-1)^S × (1 + Fraction) × 2^(Exponent - Bias)

where Single Precision Bias = 127, Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:



MEMORY ALLOCATION




DATA ALIGNMENT

Double Word							
Word				Word			
Halfword		Halfword		Halfword		Halfword	
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte
0	1	2	3	4	5	6	7

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable

EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES

	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
10 ³	Kilo-	K	2 ¹⁰	Kibi-	Ki	10 ¹⁵	Peta-	P
10 ⁶	Mega-	M	2 ²⁰	Mebi-	Mi	10 ¹⁸	Exa-	E
10 ⁹	Giga-	G	2 ³⁰	Gibi-	Gi	10 ²¹	Zetta-	Z
10 ¹²	Tera-	T	2 ⁴⁰	Tebi-	Ti	10 ²⁴	Yotta-	Y