UCLA CS 251a: Advanced Computer Architecture

Lecture 1. Introduction

Tony Nowatzki

Slide History/Attribution Diagram:



Welcome!



About Me:

- Prof. @UCLA since January 2017
- Love teaching this course
- Research focuses on accelerators/specialization/heterogeneous computers (intellectual curiosity focused on generality)
- Teaching Style: non-authoritarian?
 - Much of this course contains architecture "wisdom"
 - Applications and Technology change very quickly -- everything is open for debate.
- Lets treat this like a discussion!
 - Feel free to unmute and ask questions, make comments etc.!

Warmup 1

Which of these is faster?

Version 1

Version 2

Warmup 2

Which of these is faster?

Version 1

```
for (unsigned c = 0; c < n; ++c)
  data[c] = std::rand() % 256;

//std::sort(data, data + n);

// BEGIN TIMER
for (int c = 0; c < n; ++c)
  if (data[c] >= 128)
    sum += data[c]*2;

// END TIMER
```

Version 2

```
for (unsigned c = 0; c < n; ++c)
  data[c] = std::rand() % 256;

std::sort(data, data + n);

// BEGIN TIMER
for (int c = 0; c < n; ++c)
  if (data[c] >= 128)
    sum += data[c]*2;
// END TIMER
```


What is computer architecture?

Example Architectures






Role of an Computer Architect?




Buildings
Houses
Offices
Apartments
Stadiums
Museums

Haswell OoO



Example Microarchitectures

Inorder Core




Example Instruct Set Architectures


X86 Manual



Entire RISCV ISA



Role of a Computer Architect



Analogy Breakdown

Age of discipline

• 60 years (vs. five thousand years)

Fungibility

- No intrinsic value to a particular instance (or aesthetic value)
- Don't care where my program lives

Durability

- Every two years you throw away your personal out-of-order multicore chip and buy a new one.
- Compute devices will anyways become obsolete due to technology

Manufacturing Tradeoffs

Nth+1 chip costs ~\$0

Boot-strapping

Computers design Computers (especially with ML)

Design Goals / Constraints

Functional

- Needs to be correct
 - And unlike software, difficult to update once deployed
- Security: Should provide guarantees to software

Reliable

- Does it continue to perform correctly?
- Hard fault vs transient fault
- Space satellites vs desktop vs server reliability

High performance

Not just "Gigahertz" – truck vs sports car analogy

Generality

- "Fast" is only meaningful in the context of a set of important tasks
- Impossible goal: fastest possible design for all programs

Design Goals / Constraints

Low cost

- Design/verification cost
- Cost of making first chip after design (mask cost)
- Per unit manufacturing cost (wafer cost)

Low power/energy

- Energy in (battery life, cost of electricity)
- Energy out (cooling and related costs)
- Cyclic problem, very much a problem today

Low carbon contribution?

- Challenge: balancing the relative importance of these goals
 - And the balance is constantly changing
 - No goal is absolutely important at expense of all others
 - Our focus: *performance*, only touch on cost, power, reliability

Rapid Change

Exciting: perhaps the fastest moving field ... ever Processors vs. cars

- 1985: processors = 1 MOPS, cars = 60 MPH
- 2000: processors = 500 MOPS, cars = 30,000 MPH?
- 2020: processors = 100 TOPS, cars = 6,000,000 MPH?


Constant Change: Technology

"Technology" **Logic Gates SRAM** DRAM Circuit Techniques **Packaging Goals** Storage **Function** Components Performance Reliability Cost/Manufacturability **Energy Efficiency** Time to Market


Applications/Domains
Desktop
Servers
Mobile Phones
Supercomputers
Game Consoles
Embedded

- Absolute improvement, different rates of change
- New application domains enabled by technology advances

Layers of Abstraction




Applications



ISA: Hardwae/ Software Interface





Technology

Architects' Domain

Layers of Abstraction

Software World

Algorithm

Application

Programming Language

Compiler

Operating System

Instruction Set Architecture (ISA)

Hardware Organization

Component Design

Circuit Design

Devices (Transistors)

Physics/Manufacturing

Hardware World

Computers Pre-1964

Each Computer was New

- Implemented machine (has mass) → hardware
- Instructions for hardware (no mass) → software
- Boundary between hardware/software was fuzzy

Software Lagged Hardware

- Each new machine design was different
- Software needed to be rewritten in assembly/machine language

Unimaginable today

Going forward: Need to separate
 HW interface from implementation



ENIAC: First machine with abstractions, kindof John Von Neumann -> popularized the concept of ISA

Software World

Algorithm

Application

Programming Language

Compiler

Operating System

Algorithm

Application

Programming Language

Compiler

Operating System

Algorithm

Application

Programming Language

Compiler

Operating System

Machine 1

Hardware Organization

Component Design

Circuit Design

Devices (Transistors)

Physics/Manufacturing

Machine 2

Hardware Organization

Component Design

Circuit Design

Devices (Transistors)

Physics/Manufacturing

Machine 3

Hardware Organization

Component Design

Circuit Design

Devices (Transistors)

Physics/Manufacturing

Hardware World

ISAs: Language for HW/SW Interaction

Architecture (ISA)

Hardware Organization

Component Design

Circuit Design

Devices (Transistors)

Physics/Manufacturing

Machine 1

Better for bigdata workloads Algorithm

Application

Programming Language

Compiler

Operating System

Architecture (ISA)

Hardware Organization

Component Design

Circuit Design

Devices (Transistors)

Physics/Manufacturing

Machine 2

Better for desktop/gaming

Architecture (ISA)

Hardware Organization

Component Design

Circuit Design

Devices (Transistors)

Physics/Manufacturing

Machine 3

Better mobile applications

Instruction Set Architecture

- Challenge: Enable efficient expression of algorithms and other functionality
- Expose Parallelism
 - Instruction Parallelism
 - Lack false serialization/dependences
 - Other information that might help efficiency?
- A good compiler target
 - Simple & orthogonal
- Dense
 - Reduce cost of reading/storing instructions
- Support OS functions
 - Interruptable/Premptable
 - Virtual memory
 - Security









Microarchitecture

- Challenge: overcome sequential nature of programs
- Example Techniques
 - Deep pipelining
 - Multiple issue
 - Dynamic scheduling
 - Branch prediction/speculation
- Up-the-stack
 - Constrained by the ISA
 - Constrained by the behaviors present in applications
- Down-the-stack
 - Constrained by technology/hardware costs.
 - Physical constraints (power, area, communication)




System-Level Design


- Challenge: Balancing possible bottlenecks at various places in the design (processors, memories, and interconnect)
- More important to application performance, cost, and power than CPU design
- Feeds and speeds
 - Constrained by IC pin count, module pin count, and signaling rates
- System balance
 - For a particular application
- Driven by
 - Performance/cost gains
 - Available components (cost/perf)
 - Technology constraints




Layers of Abstraction




Applications



ISA: Hardwae/ Software Interface



Microarchitecture



Technology

Major Driver Going forward?


Architects' Domain

Major Driver for 50+ years

Technology as a Driver


"Technology"


- Basic element
 - Solid-state transistor (i.e., electrical switch)
 - Building block of integrated circuits (ICs)



- What's so great about ICs? Everything
 - + High performance, high reliability, low cost, low power
 - + Lever of mass production
- Several kinds of IC families
 - **SRAM/logic**: optimized for speed (used for processors)
 - **DRAM**: optimized for density, cost, power (used for memory)
 - Flash: optimized for density, cost (used for storage)
 - Increasing opportunities for integrating multiple technologies
 - Chiplets and Die Stacking
- Non-transistor storage and inter-connection technologies
 - Networks/storage: Disk, ethernet, fiber optics, wireless

Moore's Law -- 1965





Technology Change Drives Everything

- Computers get 10x faster, smaller, cheaper every 5-10 years!
 - A 10x quantitative change is qualitative change
 - Plane is 10x faster than car, and fundamentally different travel mode
- New applications become self-sustaining market segments
 - Examples: laptops, mobile phones, virtual/augmented reality, autonomous vehicles, brain-computer interfaces, energy-harvesting intermittent devices etc.
- Low-level improvements appear as discrete high-level jumps
 - Capabilities cross thresholds, enabling new applications and uses


Revolution I: The Microprocessor


Microprocessor revolution

- One significant technology threshold was crossed in 1970s
- Enough transistors (~25K) to put a 16-bit processor on one chip
- Huge performance advantages: fewer slow chip-crossings
- Even bigger cost advantages: one "stamped-out" component
- Microprocessors have allowed new market segments
 - Desktops, CD/DVD players, laptops, game consoles, set-top boxes, digital camera, mp3 players, GPS, mobile phones
- And replaced incumbents in existing segments
 - Microprocessor-based system replaced "mainframes", "minicomputers", etc.

First Microprocessor

- Intel 4004 (1971)
 - Application: calculators
 - Technology: 10000 nm
 - 2300 transistors
 - 13 mm²
 - 108 KHz
 - 12 Volts
 - 4-bit data
 - Single-cycle datapath





Revolution II: Implicit Parallelism

- Then to extract implicit instruction-level parallelism
 - Hardware provides parallel resources, figures out how to use them
 - Software is oblivious
- Initially using pipelining ...
 - Which also enabled increased clock frequency
- ... caches ...
 - Which became necessary as processor clock frequency increased
- ... and integrated floating-point
- Then deeper pipelines and branch speculation
- Then multiple instructions per cycle (superscalar)
- Then dynamic scheduling (out-of-order execution)
- We will talk about these things

Not-so-recent Microprocessors


- Intel Pentium4 (2003)
 - Application: desktop/server
 - Technology: 90nm (1/100x)
 - 55M transistors (20,000x)
 - $101 \text{ mm}^2 (10x)$
 - 3.4 GHz (10,000x)
 - 1.2 Volts (1/10x)
 - 32/64-bit data (16x)
 - 22-stage pipelined datapath (22x)
 - 3 instructions per cycle (superscalar)
 - Two levels of on-chip cache
 - data-parallel vector (SIMD) instructions, hyperthreading
- Pinnacle of single-core microprocessors



By the end of the course, this will make sense!

- Pentium 4 specifications:
 - Technology:
 - 55M transistors, 0.90 μm CMOS, 101 mm², 3.4 GHz, 1.2 V
 - Performance
 - 1705 SPECint, 2200 SPECfp
 - ISA
 - X86+MMX/SSE/SSE2/SSE3 (X86 translated to RISC uops inside)
 - Memory hierarchy
 - 64KB 2-way insn trace cache, 16KB D\$, 512KB–2MB L2
 - MESI-protocol coherence controller, processor consistency
 - Pipeline
 - 22-stages, dynamic scheduling/load speculation, MIPS renaming
 - 1K-entry BTB, 8Kb hybrid direction predictor, 16-entry RAS
 - 2-way hyper-threading

42 Years of Microprocessor Trend Data




Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2017 by K. Rupp

Revolution III: Explicit Parallelism

- Support explicit data & thread level parallelism
 - Hardware provides parallel resources, software specifies usage
 - Why? diminishing returns on instruction-level-parallelism
- First using (subword) vector instructions..., Intel's SSE
 - One instruction does four parallel multiplies
- ... and general support for multi-threaded programs
 - Coherent caches, hardware synchronization primitives
- Then using support for multiple concurrent threads on chip
 - First with single-core multi-threading, now with multi-core


"Modern" Multicore Processor

- Intel Core i7 (2009)
 - Application: desktop/server
 - Technology: 45nm (1/2x)
 - 774M transistors (12x)
 - 296 mm² (3x)
 - 3.2 GHz to 3.6 Ghz (~1x)
 - 0.7 to 1.4 Volts (~1x)




- 128-bit data (2x)
- 14-stage pipelined datapath (0.5x)
- 4 instructions per cycle (~1x)
- Three levels of on-chip cache
- data-parallel vector (SIMD) instructions, hyperthreading
- Four-core multicore (4x)


General Purpose 9 Years Ago 2014



Intel Haswell




General Purpose (2023)



Raptor Lake

~50% Speedup



Revolution IV: Specialization


- Combine implicit/explicit parallelism with a focus on a particular domain
 - Scope can be very different: GPGPUs are quite broad, while TPUs are not...
- Tradeoff the overheads of supporting "general purpose" workloads for efficiency on a smaller set of workloads.
- But why is this happening now?
 - Because its hard and there wasn't a reason to do it before. (tech scaling was enough to satisfy exponential growth in speed/efficiency)
 - Dark silicon not all components of a chip can be kept active simultaneously

Specialization Spectrum


General Purpose

Application Specific






Graphics Proc. Unit (GPU)



Digital Signal Proc. (DSP)




Filed Prog. Gate Array (FPGA)



Google TPU: (Deep Learning)



Machine learning in Industry



NVIDIA A100



Google TPU



Microsoft Brainwave



Amazon Inferentia



Baidu Kunlun

+Apple & Facebook Meta



Cambricon MLU-100



GraphCore Colossus



Groq TSP



Cerebras WSE



Habana Gaudi



Mythic IPU



HAILO-8




Tenstorrent Grayskull




Tesla D1


Layers of Abstraction




Applications



ISA: Hardwae/ Software Interface



Microarchitecture



Technology

Major Driver Going forward?

Architects' Domain

Major Driver for 50+ years

Applications as a Driver

Applications Views

Many ways to view distinction between application settings:

- Deployment-centric view:
 - Where the machine is deployed affects the set of applications
- Domain-centric view:
 - Set applications from a similar background
- Property-centric view:
 - Set of applications with different properites


Deployment Centric View

- Desktop: home office, multimedia, games
 - Need: integer, memory bandwidth, integrated graphics/network?
 - Examples: Intel Core 2, Core i7, AMD Athlon
- Mobile: laptops, mobile phones
 - Need: low power, heat, integer performance, integrated wireless
 - Laptops: Intel Core 2 Mobile, Atom, AMD Turion
 - Smaller devices: ARM chips by Samsung and others, Intel Atom
 - Over 1 billion ARM cores sold in 2006 (at least one per phone)
- Embedded: microcontrollers in automobiles, door knobs
 - Need: low power, low cost
 - Examples: ARM chips, dedicated digital signal processors (DSPs)
- Deeply Embedded: disposable "smart dust" sensors
 - Need: extremely low power, extremely low cost

Domain-centric View

- Old Dichotomy:
 - **Scientific**: weather prediction, physical simulation, genome sequencing
 - First computing application domain: naval ballistics firing table
 - Need: large memory, heavy-duty floating point
 - Examples: CRAY T3E, IBM BlueGene
 - Commercial: database/web serving, e-commerce
 - Need: data movement, high memory + I/O bandwidth
 - Examples: Sun Enterprise Server, AMD Opteron, Intel Xeon, IBM Power 7
- Recently finer grain domains:
 - Deep learning, Digital Signal Processing, Graphics, Genomics, Database Processing, Compression/Decompression

Property-centric View



More regularity → Less dependences

Less dependences → Easier to run efficiently

Control Regularity

No Control (or non critical)

```
for i
... = a[i]
```

• Data-Independent

```
for i
   if(i%2)
   ... = a[i]
```

Data-Dependent, Predictable

```
for i
  if(age[i]>2)
    ... = a[i]
```

Data-Dependent, Unpredictable

```
for i
   if(age[i]>22)
   ... = a[i]
```

(also, indirect branches)

Memory Regularity

Increasing "Irregularity"

Data dependence

```
for i=0 to n
... = a[i]
```

Alias freedom

```
for i=0 to n
... = a[i]
```

```
while(node)
... = *node
node = node->next
```

```
for i=0 to n ... =
  a[index[i]]++
```

Parallelism Regularity


- Types of Parallelism
 - Instruction-level Parallelism (ILP): Nearby instructions running together
 - Memory-level Parallelism (MLP): Same as ILP, but specifically cache misses.
 - Thread-level Parallelism (TLP): Independent threads (at least to some extent) running simultaneously.
 - Task-level Parallelism: Same as above, but implies dependences.
 - Data-level Parallelism (DLP): Do same thing to many pieces of data.
- Which is the most regular: (one perspective)
 - DLP: more regular
 - TLP: less regular (dependences infrequent)
 - ILP: least regular (more frequent dependences)
- Dimensions of Regularity
 - Granularity: Fine vs Coarse Grain
 - Data-dependence: Static vs Dynamic
- Complexity Ahead:
 - DLP implies ILP... (but not other way around)
 - DLP implies TLP ... (but not other way around)

Other properties

- Locality
 - Temporal:
 - Do instructions/data repeat within some time?
 - Loopy vs function-call code
 - Spatial:
 - Reuse related data/instructions in sequence?
- Datatype Regularity?
 - Integer vs Floating Point
 - Small vs Large Bitwidth
 - (Ratio of resources + conversion overheads)
- Probably many other important properties, depending on the context and architecture...

A naïve property-based classification

CPU ("Ordinary" Apps)




+ IrregularControl/Memory+ Fine-grain Inst

+ Fine-grain Instruction Level Parallelsim


+Thread-level and Data-level Parallelism

+Medium Control/Memory

GPU (Graphics, Data-proc.)



DSP (signal proc.)




+Fine-grain ILP +Highly-regular Memory

+Extremely Regular
Data Parallelism
+Extreme Control/Memory
Regularity


Google TPU: (Deep Learning)




Course Theme: Thinking Across Layers




Applications



ISA: Hardwae/ Software Interface



Microarchitecture



Technology

Layers of Abstraction

Algorithm

Application

Programming Language

Compiler

Operating System

Architecture (ISA)

Hardware Organization

Component Design

Circuit Design

Devices (Transistors)

Physics/Manufacturing

- Goal: Make our CPU better at machine learning?
- What can we do at different levels?

CS251a Course Overview

Some Course Goals

- Exposure to "big ideas" in computer architecture
 - Pipelining, parallelism, caching, locality, abstraction, etc.
 - Understand the "why" behind architecture/systems tradeoffs
 - Exposure to examples of good (and some bad) engineering
- "Practical" Skills
 - Simulators/C++
 - Empirical evaluation/analysis/experiment design
 - Programming for performance
- Research exposure (through papers/project)
 - Evaluating your own idea is rewarding!
 - Skepticism without Cynicism
- Understand where computers are going
 - Future capabilities drive the computing world
 - Forced to think 5+ years into the future

Course Prerequisites

- Basic Computer Organization
 - Logic: gates, Boolean functions, latches, memories
 - Datapath: ALU, register file, muxes
 - Control: single-cycle control, micro-code
 - Caches & pipelining (will go into these in more detail here)
 - Some familiarity with assembly language
 - Hennessy & Patterson's "Computer Organization and Design"
 - Operating Systems (processes, threads, & virtual memory)
- Significant programming experience
 - Why? assignments require writing code to simulate hardware
 - Not difficult if competent programmer; extremely difficult if not

This class will have a gentle ramp, so don't worry.

Course Components

Reviews:

• We will read research papers from literature, including classic and modern works. You will write a short review, to be submitted over Canvas, for one or two papers each week.

Homeworks:

- There will be a 3 homeworks during the quarter, in which you will apply your knowledge to real-world architecture evaluation.
- These homeworks will mostly revolve around gem5.

Exams:

- There will be two take-home midterm exams during the quarter, covering the first third and second third of the course material.
- There will be no final exam.

Project:

- Option 1: Hacking the gem5 simulator based on a suggested idea (evaluate new/existing architecture idea using simulation).
- Option 2: Open ended project of your choice.

Paper Readings/Reviews

- You should participate in class if possible.
 - Better if you're here in person, but if you're online just speak up!
 - Bonus points for participation (up to 5% of class grade)
- Reviews contain three short paragraphs: (max 600 words)
 - Summarize the paper (goal, contributions, results)
 - Describe the key takeaways for you
 - Critique the paper (suggestions, future ideas)
- Scale:
 - 5: Excellent, 4: Satisfactory, 2: Unsatifactory
 - 4 is the normal score
- Rules:
 - Submit on Canvas before class starts that day
 - Feel free to discuss any readings on piazza or ask questions before class. (I will monitor/participate)

Required Texts

- No required traditional textbook for this course.
- Required reading will include:
 - Morgan Claypool Synthesis Lectures
 - Published papers (available on campus network through ACM and IEEE libraries).

Optional Textbooks:

- John Shen and Mikko Lipasti, Modern Processor Design: Fundamentals of Superscalar Processors, McGraw-Hill, 2005.
- John L. Hennessy and David A. Patterson, Computer Architecture: A Quantitative Approach Morgan Kaufmann Publishers, Sixth Edition.

Homeworks

- 3 Homeworks during the first 2/3rds of the course.
- Welcome to work in pairs or individually.
- Intention behind homeworks:
 - Teach basics about simulation.
 - Get experience in architecture analysis.
 - Get everyone familiar with a set of tools, so that you can cooperatively work together in the project later on...
 - Not to cover all principles discussed in class.
- HW0: Do Parts 1 and 2 from "learning gem5" online course. "http://learning.gem5.org/book/index.html"

Exams

- Two exams (no final), testing 1/3 of material each
- Exam Format: ~24-hour take-home exams
 - Should you time on the exams to think more deeply about the questions, and put together well thought-out responses.
 - Emphasizes reasoning/argumentation over memorization.

Exam Content:

- 3-5 essay or analysis questions (focusing on concepts)
- Topic fair game: anything discussed in class or in readings
- Questions may be about a new aspect of a relevant subject

Exam Rules:

- You may use any paper/textbook resources
- You may *not* discuss with *anyone* about the questions, including in person or on piazza, etc.

Advice:

- Exam should take under 3 hours if you have been keeping up...
- Or much longer if you need to read the papers, etc.
- Practice exams from last year available online

Project

- In lieu of final exam, we will have a ~4 week project.
 - Start before the Exam2!
 - Work in teams of 2-3. (preferably not 1 or 4...)
- Why Project? (some versions of 251a do not have one)
 - Give you a chance to put into practice some of the ideas
 - Give you freedom to work on something you like
 - Learn tools/approach that can be useful later
- What is a project? Options:
 - 1. Hacksim: Hack an architecture simulator to implement a new architecture or microarchitecture idea, and evaluate it. (some sample projects are online, and I will add more during first 2 weeks)
 - 2. Open-ended: Propose a research idea and evaluate it using any means (okay to combine with ongoing/concurrent work)
- Deliverables: report (+ source code if applicable)
 - Report should be similar to research papers (but shorter)
 - Guidelines online.

Grading Scheme

• Reviews: 20%

• Homeworks: 15%

• Exams: 30%

• 1/3 Term: 15%

• 2/3 Term: 15%

• Project: 35%

Grading philosophy for graduate courses:

- Grade is only an incentive to meet minimal requirements
- Your own motivation will determine whether you get anything meaningful out of this course.

Logistics

- Canvas:
 - Turning things in and reporting grades
 - Lectures will be posted there as well
 - Announcements (e.g. extensions)
- Webpage: https://github.com/PolyArch/cs251a
 - Linked from Canvas Syllabus
 - Post homeworks, course schedule, project description, etc...
 - I will post presentation pdfs on course schedule, but probably not until just before or just after class
- Piazza: (http://piazza.com/ucla/winter2023/cs251a)
 - This link is on the course webpage
 - Discussions & announcements
 - I will sign you up for piazza if you are still enrolled by the end of this week:)

Contact Me

- Email:
 - tjn@cs.ucla.edu
 - Put [cs251a] in subject line
- Office Hours: 468b, Engineering 6
 - 3:00pm-4:00pm Tuesday
 - 9:00am-10:00am Thursday