

# Computer Organization




Lab10 CPU(2) IFetch, Data-Memory




## 2 Topics

- > CPU(2) -DataPath (2)
  - Data-Memory
  - > IFetch



## **Data-Memory**



module **dmemory32**(readData,address, writedata,memWrite,clock);

input **clock**; // Clock signal

/\* used to determine to write the memory unit or not, in the left screenshot its name is 'WE' \*/

input memWrite;

// the address of memory unit which is tobe read/writen

input[31:0] address;

// data tobe wirten to the memory unit


input[31:0] writeData;

/\*data to be read from the memory unit, in the left screenshot its name is 'MemData' \*/

output[31:0] readData;


## **Using IP core Block Memory**

**Using** the **IP core Block Memory** of Xilinx to implement the data memory.




**Import** the **IP core** in vivado project

1) in "PROJECT MANAGER" window click "IP Catalog"



- 2) in "IP Catalog" window
  - > Vivado Repository
    - > Memories & Storage Elements
      - > RAMs & ROMs & BRAM
        - > Block Memory Generator


## **Customize Memory IP core**




#### **Customize memory IP core**

- **▶1)** Component Name: RAM
- **▶2)** Basic settings:
  - ➤ Interface Type: Native
  - ➤ Memory Type: Single-port RAM
  - **≻** ECC options: **no ECC check**
  - > Algorithm options: Minimum area

## Customize Memory IP core continued




- 3) PortA Options settings:
  - Data read and write bit width: 32 bits
    (4Byte)
  - > Write/Read Depth: 16384 (64KB)
  - ➤ Operating Mode: Write First
  - > Enable Port Type: Always Enabled
  - > PortA Optional Output Registers: NOT SET



### Customize Memory IP core continued

- 4) Other Options settings:
  - > 1. When specifying the initialization file for customize the RAM on the 1st time, the IP core RAM just customized WITHOUT initial file and corresponding path, so set it to no initial file when creating RAM.
  - > 2. After the RAM IP core created
    - > 2-1. COPY the initialization file dmem32.coe to projectName.srcs/sources\_1/ip/ComponentName. ("projectName.srcs" is under the project folder, "componentName" here is RAM)
    - > 2-2. Double-click the newly created RAM IP core, **RESET** it with the **initialization file**, select the dmem32.coe file that has been in the directory of projectName.srcs/sources\_1/ip/RAM.





Tips: "dmem32.coe" file could be found in the directory "lab\_tools" of course blackboard site <a href="https://bb.sustech.edu.cn/webapps/blackboard/content/listContentEditable.jsp?content\_id="281670">https://bb.sustech.edu.cn/webapps/blackboard/content/listContentEditable.jsp?content\_id="281670">id= 281670</a> 1&course\_id= 3602</a> 1

## Design Module With Memory IP Instanced

```
// Part of dmemory32 module
//Create a instance of RAM(IP core), binding the ports
                                                                               BRAM PORTA
RAM ram (
                                                                               addra[13:0]
    .clka(clk),
                                  // input wire clka
                                                                              clka
    .wea(memWrite), // input wire [0:0] wea
                                                                              dina[31:0]
    .addra(address[15:2]), // input wire [13 : 0] addra

◀ douta[31:0]

                        // input wire [31 : 0] dina
    .dina(writeData),
                                                                              wea[0:0]
    .douta(readData)
                                 // output wire [31 : 0] douta
);
/*The clock is from CPU-TOP, suppose its one edge has been used at the upstream module of data memory, such as IFetch,
Why Data-Memroy DO NOT use the same edge as other module? */
assign clk = !clock;
```

**Q**: In the five stages of instruction processing, what operations must be arranged on the edge of the clock? What's your design for a one-cycle CPU?

#### **Function Verification**


```
//The testbench module for dmemory32
module ramTb( );
reg clock = 1'b0;
reg memWrite = 1'b0;
reg [31:0] addr = 32'h0000 0010;
reg [31:0] writeData = 32'ha000 0000;
wire [31:0] readData;
dmemory32 uram
            (clock,memWrite,addr,writeData,readData);
always #50 clock = ~clock;
initial fork
  #120 memWrite = 1'b1;
  #200
     writeData = 32'h0000 00f5;
  #400
    memWrite = \frac{1'b0}{1}
  // ... to be completed
join
endmodule
```

#### NOTE:

#### Using bind port with name is Suggested!!

- 1) Set "memWrite" to 1'b0 means to read the data from the RAM unit identified by "addr".
- 2) Set "memWrite" to 1'b1 and "writeData" to 0x0000\_00f5 which means to write data 0xa000\_00f5 to the RAM unit identified by "addr".
- **Q1.** While instance the module on page 3(module dmemory32(readData,address,writedata,memWrit e,clock)) and using sequential binding as the testbench on the left hand, What will hanppen?
- **Q2.** While the data has been written to the RAM unit, would it be recorded to the initial data file(dmem32.coe)?

#### Function Verification continued



- Q1: On which edge of clock does the read and write operations occur? posedge or negedge?
- Q2: What's value will be get while read the memory according to the "addr" 0x0000\_0020? how about "addr" 0x0000\_0016?

Tips: "dmem32.coe" file could be found in the directory "lab\_tools" of course blackboard site https://bb.sustech.edu.cn/webapps/blackboard/content/listContentEditable.jsp?content\_id= 281670\_1&course\_id= 3602\_1

#### Practice1


- 1. Build the data memory module.
- 2. Verify its function by simulation(NOTE: The testbench on page 9 is JUST a reference)
  - > Read the values one by one from memory unit where are specified in the red box of the screenshot on the right hand.
  - ➤ Write a word(value is 0x1000\_0000) to the memory unit where is specified in the blue box of the screeshot on the right hand, then read it out.
- 3. List all the signals which are needed for data-memory module

(4)	memory initialization radix = 16;				
2	memory initialization vector =				
3					
4	007f2811,				
5	007f2810,				
- 2	The state of the s				
	007f2810,				
7	00712801, 00000001, read these initial				
	00000001, read these initial				
9	00000002, value				
10	00000003,				
1/1	00000005,				
12	00000006,				
13	00000007,				
2.4	DOMESTICAL CONTROL OF THE PROPERTY OF THE PROP				
15	00000000,				
16	00000000,				
17.	00000000, write this word				
18	ooooooo, with 0x1000 0000				
1.9	00000000,				
20	production of the control of the con				
21					

name	from	to	bits	function
clock	CPU-TOP	Data Memory	1	data memory write is sensitive with its negedge
rdata	Data Memory	Decoder	32	the word read from the data memory and send to decoder
memoryWrite	Controller	Data Memory	1	1'b1 means to write the memory unit, else means not to write
address	ALU	Data Memory	32	the address which is used to identify the memory unit tobe read or written

Tips: "dmem32.coe" file could be found in the directory "lab\_tools" of course blackboard site https://bb.sustech.edu.cn/webapps/blackboard/content/listContentEditable.jsp?content\_id= 281670\_1&course\_id= 3602\_1

#### **Instruction Fetch**




Instruction Fetch

- 1. Store the instructions(machine-code)
- 2. **Update** the value of the PC register
  - Reset
  - PC+4
  - Update the value of the PC register according to the jump instructions
    - branch(beq,bne) [I-type]
    - jal, j [J-type]
    - jr [R-type]
- 3. **Fetch** the instructions according to the value of the PC register


## **Using IP core As Instruction Memory**

- Step1: Find the IP core(Block Memory Generator) in IP Catalog
- Step2: Customize the IP core
  - set name(component name), type(ROM)
  - set features of the ROM(width and depth), operation
     mode and register output
  - · set initial file
- Step3: Generate the IP core, then it will be added to vivado project automatically

Tips: The setting steps of ROM IP core are same with which of the RAM IP core in Data-memory



#### Customize the IP core



**NOTE**: set the init file of prgrom after this IP core has been added into vivado project. Same steps as the RAM IP core used in data memory.

#### Instance the IP core



```
prgrom instmem(
    .clka(clock),
    .addra(PC[15:2]),
    .douta(Instruction)
);
```

#### NOTES:

"prgrom" is the IP core which is generated in vivado follow the steps on page 13, 14 of this slides.

In One Cycle CPU, the process of **geting instrcution** should **happen** on the **posedge** of the clock. At this moment, IFetch module gets the instruction which is store at "**addra**" from the instruction memory "Instmem"

Q: Why using PC[15:2] instead of PC[13:0] to bind with port "addra"?

TIPS: The same reason as the address bus used in data memory

## The Function Verification of "prgrom"

340c000c,

**reg**[31:0] PC; **reg** clock=1'b0;


#10 \$finish:

end

endmodule

end

wire [31:0] Instruction;



```
prgrom instmem(.clka(clock),.addra(PC[15:2]),.douta(Instruction));
always #5 clock = ~clock;
initial begin
    clock = 1'b0;
    #2 PC = 32'h0000_0000;
    repeat(5) begin
    #10 PC = PC+4;
PRead the "Instruction" from "douta" port of Instruction memory "prgrom" on every posedge of the "clock".

In this tescase, the value of 'PC' is added with 4 each time.

Q: How many instructions would be fetched in this testbench?
```

#### **IFetch Module**

```
module IFetc32(Instruction, branch_base_addr, link_addr,
clock, reset.
Addr_result, Read_data_1, Branch, nBranch, Jmp, Jal, Jr, Zero);
 output[31:0] Instruction;
                               // the instruction fetched from this module
  output[31:0] branch_base_addr; // (pc+4) to ALU which is used by branch type instruction
  output[31:0] link_addr;
                                     // (pc+4) to Decoder which is used by jal instruction
               clock, reset:
                                          // Clock and reset
 input
// from ALU
 input[31:0] Addr_result;
                                    // the calculated address from ALU
                                    // while Zero is 1, it means the ALUresult is zero
 input
              Zero:
// from Decoder
 input[31:0] Read_data_1;
                                    // the address of instruction used by jr instruction
// from Controller
           Branch;
                                    // while Branch is 1, it means current instruction is beq
 input
           nBranch;
                                    // while nBranch is 1,it means current instruction is bnq
 input
                                    // while Jmp 1, it means current instruction is jump
 input
           Jmp;
                                    // while Jal is 1, it means current instruction is jal
           Jal;
 input
                                    // while Ir is 1, it means current instruction is ir
 input
```

## Update the Value of the PC register

end

NOTES: The code here is JUST refence, NOT request. reg[31:0] PC, Next\_PC; always @\* begin if(((Branch == 1) && (Zero == 1)) || ((nBranch == 1) && (Zero == 0))) // beq, bne**Next\_PC** = ... // the calculated new value for PC else if(Jr == 1) **Next\_PC** = ... // the value of \$31 register Next PC else **Next\_PC** = ... // PC+4 end Clock .always @(... clock) begin if(reset == 1)5. Pseudodirect addressing **PC** <= 32'h0000 0000; Address else begin Word if((Jmp == 1) || (Jal == 1)) begin**PC** <= ...: Q1: Complete the code to update 'Next PC' end Q2: Could be 'PC' ready while read the 'prgrom'? Determine when to else **PC** <= ...: update the value of the PC register.


take a look at the initial value of PC

Q3: Is this Minisys ISA a Harvard structure or Von Neumann structure

## Outputs of IFetch: Prepare for Decoder and ALU

```
output[31:0] branch_base_addr; // (pc+4) to ALU which is used by branch type instruction output[31:0] link_addr; // (pc+4) to decoder which is used by jal instruction
```

Here for "pc+4", the value of pc is the address of current processing instruction.



Don't forget to instance instruction memory, complete the port binding.

TIPS: The design here is for reference ONLY, NOT request.

#### Practice2

- 1. Make a Minisys source file with j, jal, jr, beq,bne and other NON-jumping instructions included.
- 2. Using the Minisys1AssemblerV2.2 to assembler the source file on step 1, get the coe files .
- 3. Using the "prgmip32.coe" generated on step 2 as the initial file for the ROM in IFetch submodule to verify the its funciton:
- 3-1) What's the value of register PC while the reset is valid.
- 3-2) While reset is invalid, on which edge of clock would the value of register PC be updated?
- 3-3) What's the updated value to register PC while the current instruction is j, jal, jr, beq,bne and other NON-jumping instructions.
- 3-4) On which edge of clock would the instruction be fetched out?
- 3-5) Is there any difference between the two output ports ("branch\_base\_addr" and "link\_addr")

Tips:1) There are j, jal, jr, beq,bne and other NON-jumping instructions in cputest.asm(which is in the Minisys1AssemblerV2.2.rar), you can modify it as an alternative to the 1st step.

2) "Minisys1AssemblerV2.2.rar" could be found in the directory "lab\_tools" of course blackboard site

https://bb.sustech.edu.cn/webapps/blackboard/content/listContentEditable.jsp?content\_id=\_281670\_1&course\_id=\_3602\_1