

Assignment 4

1 DIGITAL DESIGN THEORY

Q. 1

J	K	Q(t+1)
0	0	Q
0	1	0
1	0	1
1	1	Q'

$$Q_{t+1} = JQ' + K'Q$$

T	Q(t+1)
0	Q
1	Q'

$$Q_{t+1} = T'Q + TQ' = T \oplus Q$$


Q. 2

(a)

$$A(t+1) = x'A' + B'A$$

$$B(t+1) = xB' + AB$$

(b)



Q. 3

Present State			Next State			Flip-Flop Inputs		
C_t	B_t	A_t	C_{t+1}	B_{t+1}	A_{t+1}	T_C	T_B	T_A
0	0	0	1	0	0	1	0	0
0	0	1	0	0	0	0	0	1
0	1	0	X	X	X	X	X	X
0	1	1	0	0	1	0	1	0


1	0	0	1	1	0	0	1	0
1	0	1	X	X	X	X	X	X
1	1	0	1	1	1	0	0	1
1	1	1	0	1	1	1	0	0

First by listing the state table (with don't care conditions) above, we can simplify the input equation:

$$T_A = A \oplus B$$

$$T_B = B \oplus C$$

$$T_C = (A \oplus C)'$$




One must notice that once the counter enters one of the unused states (a.k.a. 101 or 010) accidentally, the timing circuit will cycle through invalid states and will not be able to jump back to the scheduled state transfer sequence.

Present State			Flip-Flop Inputs			Next State		
C_t	B_t	A_t	T_C	T_B	T_A	C_{t+1}	B_{t+1}	A_{t+1}
0	1	0	1	1	1	1	0	1
1	0	1	1	1	1	0	1	0

To avoid this, we should change our design to let the FSM that enters the unused state enter one of the valid states at the next clock pulse.

We can simply change $T_C = (A \oplus C)'$ to $T_C = ABC + A'B'C'$, then the FSM can correct these two unused states as shown below.



Q. 4


$$S = x \oplus y \oplus Q$$

$$C = xy + Q(x + y)$$

$$D = C$$

$$Q_{t+1} = D$$


x	y	Q	S	C	D	Q(t+1)
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	1	0	0	0
0	1	1	0	1	1	1
1	0	0	1	0	0	0
1	0	1	0	1	1	1
1	1	0	0	1	1	1
1	1	1	1	1	1	1



Note that the lines are marked as Input (xy) / Output (S)

Q. 5


Knowing that "keeping the least significant bits as such until the first 1, and then complementing all bits", we should shift out the LSB first and let the FSM be in state *a* as shown below. "Until the first 1" prompts us to let the condition of stepping into state *b* be meeting the first 1, then FSM should never back to state *A*, until be reset to ready for another conversion.



Present State	Next State		Output	
	x = 0	x = 1	x = 0	x = 1
0	0	1	0	1
1	1	1	1	0

$$Q_{t+1} = x + Q$$

$$\text{Output} = x \oplus Q$$



Note that the D-FF should be 0 initially, thus we need a reset signal to help the FSM to step into state *a*.

2 DIGITAL DESIGN LAB

2.1 Task 1

```

1 module jkff(
2     input clk, rst,
3     input j, k,
4     output reg q,
5     output qn
6 );
7 assign qn = ~q;
8
9 always @ (posedge clk, negedge rst) begin

```

```
10     if (!rst) begin
11         q <= 0;
12     end else begin
13         case ({j, k})
14             'b00: q <= q;    // keep
15             'b11: q <= ~q;   // reverse
16             'b10: q <= 1;    // set
17             'b01: q <= 0;    // reset
18         endcase
19     end
20 end
21 endmodule
```

Listing 1: JKFF (Design File)

```
1 module task1(
2     input clk, rst,
3     input x,
4     output a, b
5 );
6 jkff jk1(clk, rst, ~x, b, a); // leave qn unwired
7 jkff jk2(clk, rst, x, ~a, b); // leave qn unwired
8 endmodule
```

Listing 2: Task 1 - Step 2 (Design File)

```
1 `timescale 1ns/1ps
2
3 module jkff_test();
4     reg clk, rst;
5     reg j, k;
6     wire q, qn;
7
8     jkff jk(clk, rst, j, k, q, qn);
9
10    initial begin
11        clk = 0;
12        forever #10 clk = ~clk;
13    end
14
15    initial begin
16        {rst, j, k} = 'b000;
17        #5; // to demonstrate that FF only changes its output at posedge clk
18        while ({rst, j, k} < 'b111) begin
19            #20 {rst, j, k} = {rst, j, k} + 'b1;
20        end
21        #10 $finish();
22    end
23 endmodule
```

Listing 3: JKFF (Testbench)

```

1  `timescale 1ns/1ps
2
3  module task1_test();
4  reg clk, rst;
5  reg x;
6  wire a, b;
7
8  task1 tsk1(clk, rst, x, a, b);
9
10 initial begin
11     clk = 0;
12     forever #10 clk = ~clk;
13 end
14
15 initial begin
16     {clk, rst, x} = 'b000;
17     #100 x = 1;
18     #100 x = 0;
19     #20 $finish();
20 end
21
22 initial begin
23     #50 rst = ~rst;
24 end
25 endmodule

```

Listing 4: Task 1 - Step 2 (Testbench)




The waveform of JKFF's simulation shows: ① When the **rst** is set 0, JKFF always outputs 0 as q and 1 as q_n, since the rst is low-activated; ② No matter when do **J & K** change, the JKFF only changes its output at **posedge clk**, as 130 ns shows; ③ When not in the reset mode, the four cases of {j, k} can properly set / reset / keep / reverse q.



We first demonstrate the reset mode in 0 - 50 ns, then by comparing the waveform and the state diagram we drew in Q. 2, we say the code works correctly: starting from 50 ns, when {a, b} is 00, given x

= 0 will let it step into state 10, and the left 0 make it loop in state 10. In state 10, $x = 1$ lets it step into 11, then whatever x is, it steps into 01 in the next palus, after that, it keep switching the state between 00 and 01, unless a zero lets it changed into 10.



2.2 Task 2

```

1 module sr74195(
2     input cp, mr_n, pe_n,
3     input j, k_n,
4     input d3, d2, d1, d0,
5     output reg q3, q2, q1, q0,
6     output q0_n
7 );
8 assign q0_n = ~q0;
9
10 always @ (posedge cp, negedge mr_n) begin
11     if (!mr_n) begin
12         {q3, q2, q1, q0} <= 'b0000;
13     end else begin
14         if (!pe_n) begin
15             {q3, q2, q1, q0} <= {d3, d2, d1, d0};
16         end else begin
17             case ({j, ~k_n})
18                 'b00: {q3, q2, q1, q0} <= {q2, q1, q0, q0};
19                 'b11: {q3, q2, q1, q0} <= {q2, q1, q0, ~q0};
20                 'b10: {q3, q2, q1, q0} <= {q2, q1, q0, 1'b1};
21                 'b01: {q3, q2, q1, q0} <= {q2, q1, q0, 1'b0};
22             endcase
23         end
24     end
25 end
26 endmodule
  
```

Listing 5: Shifting Register 74195 (Design File)

```

1 module johnson(
2     input clk, rst_n,
3     output [3:0] qs
4 );
5 sr74195 sr(clk, rst_n, 0, 0, 0,
6     ~qs[0], qs[3], qs[2], qs[1],
  
```

```

7         qs[3], qs[2], qs[1], qs[0]);
8     endmodule

```

Listing 6: Johnson Counter (Design File)

```

1  `timescale 1ns/1ps
2
3  module sr74195_test();
4      reg cp, mr_n, pe_n;
5      reg j, k_n;
6      reg d3, d2, d1, d0;
7      wire q3, q2, q1, q0, q0_n;
8
9      sr74195 sr(cp, mr_n, pe_n, j, k_n,
10                d3, d2, d1, d0,
11                q3, q2, q1, q0, q0_n);
12
13     initial begin
14         cp = 0;
15         forever #5 cp = ~cp;
16     end
17
18     initial begin
19         {j, k_n, mr_n, pe_n} = 4'b0000; // resetting, enable parallel input
20         {d3, d2, d1, d0} = 4'b0101;
21         #5 mr_n = 1'b1; // not resetting
22         #10 {d3, d2, d1, d0} = 4'b1010; // demonstrating parallel input
23         #10 mr_n = 1'b0; // master reset
24         #10 {mr_n, pe_n} = 2'b11; // not resetting, disable parallel input
25
26         while ({j, k_n} < 2'b11) begin
27             #10 {j, k_n} = {j, k_n} + 1; // each time, shifting in 2 bits
28         end
29         #10 $finish();
30     end
31
32 endmodule

```

Listing 7: Shifting Register 74195 (Testbench)

```

1  `timescale 1ns/1ps
2
3  module johnson_test();
4      reg clk, rst_n;
5      wire [3:0] out;
6
7      johnson js(clk, rst_n, out);
8
9     initial begin
10         clk = 0;
11         forever #5 clk = ~clk;

```




```


12 end
13
14 initial begin
15     rst_n = 0;
16     #10 rst_n = 1;
17     #200 $finish();
18 end
19 endmodule

```

Listing 8: Johnson Counter (Testbench)



This waveform first shows enabling parallel input, then demo the master reset function. After that, disabling the parallel input and start to shifting in digits, using the rule of JKFF.



Trivially, this Johnson Counter works as we expected.

2.3 Task 3

```

1 `timescale 1ns/1ps
2
3 module freq_div#(parameter N = 1000)(
4     input clk,
5     input rst,
6     output reg clk_out
7 );
8 integer counter;
9 always @(posedge clk, posedge rst) begin
10     if (rst) begin
11         clk_out <= 0;
12         counter <= 0;
13     end
14     else if (counter == N-1) begin
15         clk_out <= ~clk_out;
16         counter <= 0;
17     end
18     else begin


```

```
19     counter <= counter + 1;
20   end
21 end
22 endmodule
23
24
25 module seg_tube (
26     input clk, mode, // mode ? CS207 : 2021F
27     input rst,
28     output reg [7:0] seg_en,
29     output reg [7:0] seg_out
30 );
31
32 reg [2:0] now_state;
33
34 always @ (posedge clk, posedge rst) begin
35     if (rst) now_state <= 0;
36     else begin
37         if (now_state == 4) now_state <= 0;
38         else now_state <= now_state + 1;
39     end
40 end
41
42 always @ (now_state) begin
43     seg_en = ~(8'b1 << now_state);
44     case (now_state)
45         0: seg_out = mode ? 8'b1111_1000 // 7
46             : 8'b1000_1110; // F
47         1: seg_out = mode ? 8'b1100_0000 // 0
48             : 8'b1111_1001; // 1
49         2: seg_out =      8'b1010_0100; // 2
50         3: seg_out = mode ? 8'b1001_0010 // S
51             : 8'b1100_0000; // 0
52         4: seg_out = mode ? 8'b1100_0110 // C
53             : 8'b1010_0100; // 2
54         default: seg_out = 8'b1111_1111; // DISABLE
55     endcase
56 end
57 endmodule
58
59
60 module top (
61     input clk, rst,
62     input mode,
63     output [7:0] seg_en, seg_out
64 );
65 wire sub_clk;
66 freq_div#(1000) div(clk, rst, sub_clk);
67 seg_tube st(sub_clk, mode, rst, seg_en, seg_out);
68 endmodule
```

Listing 9: Design File

```
1  set_property IOSTANDARD LVCMOS33 [get_ports {seg_en[7]}]
2  set_property IOSTANDARD LVCMOS33 [get_ports {seg_en[6]}]
3  set_property IOSTANDARD LVCMOS33 [get_ports {seg_en[5]}]
4  set_property IOSTANDARD LVCMOS33 [get_ports {seg_en[4]}]
5  set_property IOSTANDARD LVCMOS33 [get_ports {seg_en[3]}]
6  set_property IOSTANDARD LVCMOS33 [get_ports {seg_en[2]}]
7  set_property IOSTANDARD LVCMOS33 [get_ports {seg_en[1]}]
8  set_property IOSTANDARD LVCMOS33 [get_ports {seg_en[0]}]
9  set_property IOSTANDARD LVCMOS33 [get_ports {seg_out[7]}]
10 set_property IOSTANDARD LVCMOS33 [get_ports {seg_out[6]}]
11 set_property IOSTANDARD LVCMOS33 [get_ports {seg_out[5]}]
12 set_property IOSTANDARD LVCMOS33 [get_ports {seg_out[4]}]
13 set_property IOSTANDARD LVCMOS33 [get_ports {seg_out[3]}]
14 set_property IOSTANDARD LVCMOS33 [get_ports {seg_out[2]}]
15 set_property IOSTANDARD LVCMOS33 [get_ports {seg_out[1]}]
16 set_property IOSTANDARD LVCMOS33 [get_ports {seg_out[0]}]
17 set_property IOSTANDARD LVCMOS33 [get_ports clk]
18 set_property IOSTANDARD LVCMOS33 [get_ports mode]
19 set_property IOSTANDARD LVCMOS33 [get_ports rst]
20 set_property PACKAGE_PIN Y18 [get_ports clk]
21 set_property PACKAGE_PIN W4 [get_ports mode]
22 set_property PACKAGE_PIN S6 [get_ports rst]
23 set_property PACKAGE_PIN A18 [get_ports {seg_en[7]}]
24 set_property PACKAGE_PIN A20 [get_ports {seg_en[6]}]
25 set_property PACKAGE_PIN B20 [get_ports {seg_en[5]}]
26 set_property PACKAGE_PIN E18 [get_ports {seg_en[4]}]
27 set_property PACKAGE_PIN F18 [get_ports {seg_en[3]}]
28 set_property PACKAGE_PIN D19 [get_ports {seg_en[2]}]
29 set_property PACKAGE_PIN E19 [get_ports {seg_en[1]}]
30 set_property PACKAGE_PIN C19 [get_ports {seg_en[0]}]
31 set_property PACKAGE_PIN E13 [get_ports {seg_out[7]}]
32 set_property PACKAGE_PIN C15 [get_ports {seg_out[6]}]
33 set_property PACKAGE_PIN C14 [get_ports {seg_out[5]}]
34 set_property PACKAGE_PIN E17 [get_ports {seg_out[4]}]
35 set_property PACKAGE_PIN F16 [get_ports {seg_out[3]}]
36 set_property PACKAGE_PIN F14 [get_ports {seg_out[2]}]
37 set_property PACKAGE_PIN F13 [get_ports {seg_out[1]}]
38 set_property PACKAGE_PIN F15 [get_ports {seg_out[0]}]
```

Listing 10: Constraint File



The above uses the right most switch (W4) to change the contents. When it is switched on, it displays "CS207", while off, displays "2021F".