
CPU Based on Extended MINISYS ISA

Group Members

李子南 # 12011517

唐昕宇 # 12011439

何泽安 # 12011323

CS202 COMPUTER ORGANIZATION

2022 SPRING

FINAL PROJECT

SOUTHERN UNIVERSITY OF SCIENCE AND TECHNOLOGY

DEPT. OF COMPUTER SCIENCE AND ENGINEERING



Contents

1	Developers Arrangement	1
2	Milestone Changelog	1
3	Architecture Design	1
3.1	Features	1
3.2	Internal Structure	3
3.2.1	CPU Top	3
3.2.2	ALU	4
3.2.3	Decoder	5
3.2.4	Controller	6
3.2.5	Instruction Fetch	7
3.2.6	Data Memory	8
3.2.7	UART	9
3.2.8	Switch, LED, & SegTube	9
3.2.9	Button Vibration & Clock	10
4	Test Scenarios	11
5	Bonus Features	12
6	Problems and Summary	13

1 Developers Arrangement

Student ID	Name	Job	Contribution
12011517	Zinan Li	execution; test1; top level design; inst extension	33 %
12011439	Xinyu Tang	ifetch & dmem & memorio; UART; 2 additional IO	33 %
12011323	Zean He	controller & decoder; test2; report; inst extension	33 %

2 Milestone Changelog

The milestones in our implementation of CPU can be summarized as six parts: ① we divided the 5 foundational components of CPU (the three tasks in the OJ) and pass each of them; ③ writing a top model that instantiate the models and make them work together; ④ implemented the bonus part *UART*, which also helped us a lot during debugging the two test scenarios; ⑤ pass the two test asm; ⑥ adding mode bonus functions. We used git as VCS and record some milestones of development by adding tags.



3 Architecture Design

3.1 Features

ISA Our ISA is base on the MINISYS ISA, then we checked all the MIPS32 instructions (try to compile them in the compiler) and found several supported ones. We summarized our supported instructions as below (instructions in MINISYS ISA are marked green in the

left table, which is the MIPS32 ISA; the supported instructions that are of MIPS32 but not in MINISYS are listed in the right figure). They are encoded as MINISYS's encoding.

The left image is a screenshot of a MIPS32 instruction set table, showing various instructions and their encodings. The right image is a handwritten diagram showing the mapping of MIPS32 instructions to MINISYS opcodes. The diagram is divided into two columns: 'func.' and 'opcode'. The 'func.' column lists MIPS32 instructions: 'andi', 'ori', 'sll', 'sllv', 'srl', 'srlv', 'lui', 'lui2', 'lui3', 'lui4', 'lui5', 'lui6', 'lui7', 'lui8', 'lui9', 'lui10', 'lui11', 'lui12', 'lui13', 'lui14', 'lui15', 'lui16', 'lui17', 'lui18', 'lui19', 'lui20', 'lui21', 'lui22', 'lui23', 'lui24', 'lui25', 'lui26', 'lui27', 'lui28', 'lui29', 'lui30', 'lui31'. The 'opcode' column shows the corresponding MINISYS opcodes: '0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', 'D', 'E', 'F', 'G', 'H', 'I', 'J', 'K', 'L', 'M', 'N', 'O', 'P', 'Q', 'R', 'S', 'T', 'U', 'V', 'W', 'X', 'Y', 'Z'. The diagram also includes a note: 'The enter button was the first bit load from 0xFFFFFC80. The unit for board IO ports is based on bit, still the address is based on byte, thus we use quiet a lot andi / ori operations on the register's data.'

Registers In our decoder, there are 32 32-bit registers as the register file, and two 32-bit registers, *hi* and *lo*. We handle the error input by robust logic in our asm file.

Addressing The CPU is based on *Harvard architecture*, where the instruction memory is separated from the data memory. The data and instructions are stored in the RAM, aka. *0x00000000 - 0x00010000*. We also assigned address for IO ports on board, for example, the base address of board IO is *0xFFFFF000*, starting from that is the RAM, we also bind *0xFFFFC50* to *SegTubes*, *0xFFFFC70 - 0xFFFFC72* are for *switches*, *0xFFFFFC60-0xFFFFFC62* are *LEDs*. The enter button was the first bit load from *0xFFFFFC80*. The unit for board IO ports is based on bit, still the address is based on byte, thus we use quiet a lot *andi* / *ori* operations on the register's data.

Performance Our CPU is single cycled, thus $CPI = 1$ theoretically. We also did a experimental validation, by the data we calculated the actual CPI was $0.9978 \approx 1$, the bias may be mainly caused by the clock.

```

1  .text 0x0000
2  main:
3  lui $1,0xFFFF
4  ori $28,$1,0xF000
5  ori $1, $0, 0
6  ori $2, $0, 1
7  sll $2, $2, 27 # cpi = 2^28 / time
8  ori $3, $0, 0xFFFF
9  ori $4, $0, 1
10
11 sw $4, 0xC60($28)
12  m_loop1:
13      lw $8, 0xC80($28)
14      beq $8, $0, m_loop1
15  m_loop2:
16      lw $8, 0xC80($28)
17      bne $8, $0, m_loop2
18
19 sw $3, 0xC60($28)
20  loop:
21      addi $1, $1, 1
22      bne $1, $2, loop
23
24  j main

```


Interfaces We used the *cpuclk* IP kernel that output two signals, 23 MHz for CPU and 10 MHz for UART. We also bind the reset button (P20), UART port (V18 and Y19), the enter button (P4, vibrated using the Y18 clock on board, its 100 MHz was divided inside the vibration model) was bind to enable the UART mode / getting ready to receive data; all other IO (LED, switch, SegTube, etc.) were not bind explicitly to the CPU, but can be accessed by address (starting from 0xFFFFF000).

3.2 Internal Structure

3.2.1 CPU Top

The top model instenlizes submodels explained below and connect wires between them properly. Note that since switches, LEDs contains too much repeated works and displaying

them will make the figure not clean as below, they are thus omitted. A pdf file of it is placed separately and you may check it if necessary.



```

1  module CPU_TOP (clk, fpga_rst, switches, leds, start_pg, rx, tx, button, DIG, Y);
2      input clk, fpga_rst; //reset
3      input[23:0] switches; // switches' signal
4      output[23:0] leds; // leds' signal
5      input button;
6      output[7:0] DIG; //tube' position
7      output[7:0] Y; //tube value
8      input start_pg;
9      input rx;
10     output tx;

```

3.2.2 ALU



```

1 module executes32(Read_data_1,Read_data_2,Sign_extend,Function_opcode,Exe_opcode,ALUOp,
2                   Shamt,ALUSrc,I_format,Zero,Jr,Sftmd,ALU_Result,Addr_Result,PC_plus_4);
3 input[31:0] Read_data_1;           // Read data 1
4 input[31:0] Read_data_2;           // Read data 2
5 input[31:0] Sign_extend;           // Sign extend in 32 bit
6 input[5:0]  Function_opcode;        // instructions[5:0]
7 input[5:0]  Exe_opcode;              // instruction[31:26]
8 input[1:0]  ALUOp;                  // { (R_format || I_format) , (Branch || nBranch) }
9 input[4:0]  Shamt;                  // instruction[10:6], the amount of shift bits
10 input      Sftmd;                  // 1 means this is a shift instruction
11 input      ALUSrc;                 // 1 means the 2nd operand is an immedite (except beq, bne)
12 input      I_format;              // 1 means I-Type instruction except beq, bne, LW, SW
13 input      Jr;                    // 1 means this is a jr instruction
14 input[31:0] PC_plus_4;             // PC+4
15 output      Zero;                  // 1 means the ALU_output_mux is zero, 0 otherwise
16 output reg[31:0] ALU_Result;        // the ALU calculation result
17 output[31:0] Addr_Result;          // the calculated instruction address

```

3.2.3 Decoder

The instructions are encoded under the MINISYS ISA, note that we extended several instructions from MIPS32, they are encoded as MIPS32 does. Also, to support *mult* whose ALU result is splitted into lo and hi, we add one more input port (32-bit).



```

1 module decode32(read_data_1, read_data_2,
2                 Instruction, mem_data,
3                 ALU_result, ALU_Hi, Jal,
4                 RegWrite, MemtoReg,
5                 RegDst, Sign_extend,
6                 clock, reset, opcplus4);
7
8 input[31:0] Instruction;           // instruction from memory

```

```

9      input[31:0] ALU_result;           // alu result
10     input[31:0] ALU_Hi;               // data from alu hi output
11     input      RegWrite;
12     input      RegDst;
13     input      MemtoReg;
14     input[31:0] mem_data;             // DATA RAM or I/O port
15     input      Jal;                   // Is Jal instruction?
16     input[31:0] opcplus4;             // from ifetch link_address
17     input      clock, reset;
18     output[31:0] read_data_1;
19     output[31:0] read_data_2;
20     output[31:0] Sign_extend;

```

3.2.4 Controller

It was mostly based on the MINISYS ISA, and we then add 8 extended instructions that are encoded using its corresponding encoding in MIPS32, we do the K-map on these.



```

1  module control32(Opcod, Function_opcod, Alu_resultHigh, Branch, nBranch,
2      Jr, Jmp, Jal,
3      ALUSrc, ALUOp,
4      MemWrite, MemRead, IORead, IOWrite,
5      RegWrite, RegDST,
6      MemorIOtoReg, I_format, Sftmd);
7
8      input[5:0] Opcod;                 // instruction[31..26] from Ifetch, 6 bits opcode
9      input[5:0] Function_opcod;       // instruction[5..0] from Ifetch, 6bits function cod
10     input[21:0] Alu_resultHigh;       // From the Alu unit Alu_Result[31..10]
11
12     output      Branch;               // 1 indicate the instruction is "beq" , otherwise i

```




```

13      output      nBranch;           // 1 indicate the instruction is "bne", otherwise it
14      output      Jr;                // 1 indicate the instruction is "jr", other wise i
15      output      Jmp;               // 1 indicate the instruction is "j", otherwise it's
16      output      Jal;               // 1 indicate the instruction is "jal", otherwise it
17      output      ALUSrc;            // 1 indicate the 2nd data is immidiate (except "beq"
18      output[1:0] ALUOp;             // if the instruction is R-type or I_format, ALUOp is
19      output      MemWrite;          // 1 indicate write data memory, otherwise it's not
20      output      MemRead;           // 1 indicates that the instruction needs to read fro
21      output      IORead;            // 1 indicates I/O read
22      output      IOWrite;           // 1 indicates I/O write
23      output      RegWrite;          // 1 indicates that the instruction needs to write
24      output      RegDST;            // 1 indicate destination register is "rd"(R),otherwi
25      output      MemorIOtoReg;      // 1 indicates that data needs to be read from memory
26      output      I_format;         // 1 indicate the instruction is I-type but isn't "b
27      output      Sftmd;            // 1 indicate the instruction is shift instruction;

```

3.2.5 Instruction Fetch



```
1 module Ifetc32(Instruction_i,branch_base_addr,Addr_result,  
2               Read_data_1,Branch,nBranch,Jmp,Jal,Jr,  
3               Comp,Zero,clock,reset,link_addr,  
4               rom_adr_o,Instruction_o);  
5 input[31:0] Instruction_i;           // the instruction fetched from this prgrom  
6 output[31:0] branch_base_addr;      //(pc+4) to ALU which is used by branch type instruction  
7 input[31:0] Addr_result;            // the calculated address from ALU  
8 input[31:0] Read_data_1;            // the address of instruction used by jr instruction  
9 input Branch;                       // while Branch is 1,it means current instruction is beg  
10 input nBranch;                      // while nBranch is 1,it means current instruction is bng  
11 input Jmp;                          // while Jmp 1, it means current instruction is jump  
12 input Jal;                         // while Jal is 1, it means current instruction is jal  
13 input Jr;                          // while Jr is 1, it means current instruction is jr  
14 input Comp;                        //from alu, 1 means bgez or blez is true
```

```

15 input      Zero;           //while Zero is 1, it means the ALUresult is zero
16 input      clock,reset;    //Clock and reset
17
18 output [31:0] link_addr;    // (pc+4) to Decoder which is used by jal instruction
19 output [13:0] rom_adr_o;
20 output [31:0] Instruction_o;

```

3.2.6 Data Memory

It receives the address and a read / write signal. It also supports UART mode. Internally, it uses *programrom.xci* IP kernel.




```

1 module dmemory32(ram_clk_i, ram_wen_i, ram_adr_i, ram_dat_i, ram_dat_o,
2                  upg_rst_i, upg_clk_i, upg_wen_i,
3                  upg_adr_i, upg_dat_i, upg_done_i);
4
5     input ram_clk_i; // from CPU top
6     input ram_wen_i; // from Controller
7     input [13:0] ram_adr_i; // from alu_result of ALU
8     input [31:0] ram_dat_i; // from read_data_2 of Decoder
9     output [31:0] ram_dat_o; // the data read from data-ram
10
11     // UART Programmer Pinouts
12     input upg_rst_i; // UPG reset (Active High)
13     input upg_clk_i; // UPG ram_clk_i (10MHz)
14     input upg_wen_i; // UPG write enable
15     input [13:0] upg_adr_i; // UPG write address
16     input [31:0] upg_dat_i; // UPG write data
17     input upg_done_i; // 1 if programming is finished

```


3.2.7 UART

This model was provided by the *uart_bmpg_0.xci* IP kernel, we applied it in the top model.



3.2.8 Switch, LED, & SegTube

These three models take on the util IO function, and was mainly service for our addressing mechanism.



```

1  module LED(clk, rst, ledwrite, led, ledaddr, ledwdata, ledout);
2      input clk;
3      input rst;
4      input ledwrite;           // IOwrite
5      input led;                // signal from Memorio
6      input[1:0] ledaddr;       // last 2 bit address
7      input[15:0] ledwdata;     // data to write
8      output[23:0] ledout;      // output data
9
10 module Light(clk, rst, lightwrite, light, lightwdata, DIG, Y);
11     input clk; //时钟信号
12     input rst; //复位信号
13     input lightwrite; //写信号
14     input light; //从 memorio 来的 LED 片选信号
15     input[15:0] lightwdata; //要写到数码管的 data, 共 3 位, 每位 5bit, 能显示 0-9a-w
16     output [7:0] DIG; //向板子上输出的信号
17     output [7:0] Y;
18

```

```

19 module Switch(clk, rst, switchread, switch,switchaddr, switchrdata, switch_i);
20     input clk;
21     input rst;
22     input switch;                // signal from memorio
23     input[1:0] switchaddr;       // last 2 bits of address
24     input switchread;            // IORead
25     output [15:0] switchrdata;   // signal to CPU
26     input [23:0] switch_i;      // signal from board

```

3.2.9 Button Vibration & Clock

The button vibration is similar to the one in our digital logic's project. The ButtonVibration model was for the UART prepare button and the enter button, it includes a clock divider which receives CLK as input. The figure in right is the IP kernel that provides proper frequency for CPU and UART.




```

1 module ButtonVibration (
2     input clk,
3     input rst,
4     input buttoncs,
5     input button,
6     output buttonout
7 );

```

4 Test Scenarios



Section	Method	Type	Description	Status
.v models	Simulate	Unit	Online judge & testbench: check waveform for all instructions	Pass
Test Assemblers	Simulate	Unit	Use separate .asm files to test part of code (eg. reading input)	Pass
Top module	On board	Integrated	With the specified simple coe, test if the LED lights as expected	Pass
			With the specified instruction, test if the LED lights as expected	Pass
UART	On board	Integrated	Try to program the board via UART, with the simple asm tested previously	Pass
SegTube	On board	Integrated	When sw specified value to its memory address, check whether it can display correctly	Pass
test1.asm	On board	Integrated	Input a number and check palindrome	Pass
			Input two numbers continuously at once	Pass
			Test a & b, a b, a ^ b, sll, srl, sra	Pass
test2.asm	On board	Integrated	Input a number n, then continuously input n numbers	Pass
			Bubble sort, for both unsigned and signed numbers	Pass


Converting an 8-bit "signed" binary into its 2's complement	Pass
Finding the min / max value of a dataset, and do the subtraction operation	Pass
Finding the number by the index of dataset and its index in the dataset	Pass
Display information in turn in 5 sec	Pass

In the process of developing our CPU, we have sufficient unit tests for each submodel, only with the correct underlying models that work as expected for each instruction, can we develop more complex logics like the two test scenarios asm on it. Finally, we can summarize the results as: the five components are all correct for the extended ISA instructions (MINISYS + *mult / multu, mfhi / mflo, mthi / mtlo, blez / bgtz*, these are all the instruction that the provided compiler supports). And the top model connects all wires correctly, the two assemblers have correct logic.

5 Bonus Features

To make it clear, we summarize our bonus features here (again!) separately. We implemented UART, more IO interfaces, and ISA extending.

UART To program coe files in our FPGA conveniently, we add UART part in our CPU design. Ifetch and Dmemory module need to redesign because there is a new resource of data and instruction, so we need to judge where to get the sources. Prgrom module is picked out to make port connection easier. And uart_bmgp_0 ip kernel support the whole process. UART can reduce time to generate bitstream, which helps us debug more efficiently.



IO Interfaces Except for led and switches, we add SegTube and button as additional IO devices. For each IO device we write a separate module to manage its read/write using its allocated address. The module of button also have the function of removing the vibration, which ensure the button work in a right way.

ISA Extending In order to extend the usage of our CPU, we modify some modules to add extended ISA instructions.(MINISYS + *mult / multu, mfhi / mflo, mthi / mtlo, blez / bgtz*, these are all the instruction that the provided compiler supports) We write test file for all the additional instructions, and they all work perfectly.

6 Problems and Summary

We were such an unfortunate that met lots of unexcepted things, such as, Prof. Wang didn't mention that the primitives output register selection of prgrom need to be untick when changing the IP kernel's section from 'A Single Port ROM' to 'A Single port RAM', which waste our whole night to find the problem.

Another problem we meet is the vibration on the switches. At first we thought that it's a bug from our asm files, but with our hard work, we find that the vibration leads to the unstable performance of the test file. We than change the swithch to button and we write a simple function in our asm file to block the button input.

The SegTube is also a big problem, we add this module before the additional instructions and it works perfectly on that version. But once we modify the modules of CPU in order to add some new instructions, we found that SegTube doesn't work at all. We do not cahnge the code of that module after it complete and all the other function on CPU work perfectly.

We meet some problem at the loop of the case8 of test2, we miscalculated the number of cycles needed and thus we waste a lot of time to fix a inexistent bug.

We learn a lot from this project. Writing the different module of CPU makes us learn how to work together. And thanks to the awkward Vivado, we learn how important the version management is. Thanks to Mr.Linus, we have the amazing git to manage our file and

version. With git, we revert to the right version once and once again, it is no exaggeration to say that git saved our project.

Another important point is writing the asm file, writing the assemblers make us understand how difficult to write even a simple function in 1970s. It make us to think a problem as a computer, we learn how to write hardware friendly code and be grateful to high level programming language such as C++, java and python.