## B-TECH 4 SEMESTER MID - TERM EXAMINATION

## April 2021

Subject: Computer Architecture and Organization - I [CS 2202]

Date: 16/04/2021

Name: Abhiroop Mukherjee

Envolment No.: 510519109

Cr-Suite ID: B10519129. 2 bhirup @students. iiests. 2c.in

090 days A :0

No. of Sheets uploaded: 3 8

Q1) given single address 32-bit M-processor 32 bit address bus. 32 bit data bus

Instruction: operand

1 byte 3 byte

e) P.C: 3 byte = 24 bit

DR: 32 bit

AR: 5 6:4

IR: 28 bit

TO MICHES - DR module. b) 16 - bit memory

DRE- MIAR) max. no. of address space: 232 7 28 + 4 ste steep ( =

LOAP

S) AR = DR (whiles)

ARZ-PRIA)

a) Assuming Fetch Cycle already done? LOAD X in the still of not a month to separate I) LOAD X O: Activate CPU of AR 1: Transfer PC content AREPO ground from zi Read Memory to DR . . . . . . . . . . · OI Studen DRE M(AR) 10 done 4. 3) a) IR < DR (opcode) [opcode=LOAD] b) PC = PE+1 then i 4) de code opcode STORE (S LOAD 5) AR = DR (x)

- olohom

5) AR - DR (address)

AR = DR(X)

- 6) DR = M(AR)
- 7) A C= DR
- 3) Goto Step 1

- 6) DREINC
- 7) M(AR) = DR
- 8) Grato Step 7

d) Assuming initial PC value & 1

AR - PC ARIO! PCIOI

2) DR < M(AR)

DR=M(01) = 01 h AB 000000 h

3) a) IR < DR (o bcode)

IR = 01h

b) PC= PC+1

- 4) decode alh, found LOAD
- 5) AR = DR (eddress)

  AR = ABOOOOOOh
- DR = M(AB0000000h) [let it be d]
  = d
- 7) ACEDR ACED
- 8) go to Fetch Cycle.

AR: 2

DR = M(AR)
DR = M(02)
= 02h AB 000 001h

11) a) IR + DR (ab-ade)
IR = D24

b) PC=PC+1
PC=3

12) decode OZh, found STORE

13) AR = DR ( AR) address)


= AR = @ AB 000001 h

DR = & [ previous AC value]

15) M(AR) = DRM(AR) = M(ABOOOOO1h) = 2

16) goto Fetch eyele.

(2) 2) Let the six no. be A, B, C, D, E, F




given. 
$$\gamma = 0.01 = M = 5$$
 $m = 10.00 = Q = -6 [n = 4.7]$ 

Booth's	Multiplication.
Action	AC Q M count
	0000 10100 10101 3
R5A	0000 01010
-	0101
	1011 01010
RS.	10101 10101
+	0101
	0010 10101
RS	0001 01010
_	0101
	1100 01010tomed laborated
RS	1.110 00101
Ans	= 1110 0010 = -30

No. of addition / subtraction required .= 4

A: 18 = 24 24 - 13 - 3

3) a) given & Register PO RO, RI, RZ, RB, date movement between them



b) Horizontal Format 1010 0011

go Lyn-inst = 32 24 bit 0111

Control Field		Branch Addr Field	Condition Select	= 31.4
13	bit	A	8	

-> 8 status bits input to MUX for which sis

A 0

SA

no. of words in control memory = 28

