

INDIAN INSTITUTE OF ENGINEERING SCIENCE AND TECHNOLOGY,
SHIBPUR

B.TECH 5th SEMESTER MID-TERM EXAMINATION, OCTOBER 2021

COMPUTER ARCHITECTURE AND ORGANIZATION [CS3103]

Name: Abhirup Mukherjee

Enrolment No: 510519109

G-Suite ID: 510519109.abhirup@students.iiestg.ac.in

Date : 7th October 2021

Q1) A) Given 4 frames in cache


→ Block access sequence 0, 8, 0, 6, 8

→

→ Compare direct, 2-way set associative & full associative in terms of no. of misses

(i) direct

→ Initially



(empty cache)

(no. of frame = 4)

(i) → 0 block access.

→ compulsory miss

→ 0th block in 0/1 = 0th frame

0	0 B
1	
2	
3	

(ii) → 8 block access.

→ compulsory miss

→ 8th block goes 8/1 = 0th frame.

0	8 B
1	
2	
3	

(iii) 0th block access

→ Conflict miss

→ 0th block goes to 0% \cdot 4 = 0th frame

OB	0
	1
	2
	3

(iv) 6th block access

→ compulsory miss

→ 6th block goes to 6% \cdot 4 = 2nd frame

OB	0
	1
6B	2
	3

(v) 8th block access

→ conflict miss

→ goes to 0th frame


8B	0
	1
6B	2
	3

∴ Total misses = 5

I) 2 way set associative

~~2 way~~


Initial



i) 0th block

→ compulsory miss


→ goes to 01.2 = 0th set



ii) 8th block

→ compulsory miss

→ goes to 87.2 = 0th set



iii) 0th block


→ hit

iv) 6th block

→ compulsory miss

→ goes to 67.2 = 0th set

→ assuming oldest accessed block goes first.
→ 8th block gone




v) 8th block

→ conflict / capacity miss

→ assuming oldest accessed block goes first

→ 0th block gone

∴ Total miss = 4



III) fully associative

Initial

	0
	1
	2
	3

i) 0th block

→ compulsory miss

OB	0
	1
	2
	3

ii) 3rd block

→ compulsory miss

OB	0
BB	1
	2
	3

iii) 0th block

→ hit

iv) 6th block

→ compulsory miss

OB	0
BB	1
GB	2
	3

v) 8th block

→ hit

No. of miss = 3



IV) Summary : in terms of misses in this case

Full associative < 2-way set associative < direct

(B) 'False sharing miss normally occurs in a system realizing the large block size & write-invalidate scheme for cache coherence'

→ This happens because in * large block size frame, ~~the~~ modification to one value in block invalidates whole block for other processes. This leads to misses for other values in block, even if they are unmodified

Eg




activity	T	C ₁	C ₂	remark
① initial		$X_1 = 20$ $X_2 = 10$	$X_1 = 20$ $X_2 = 10$	
② P ₁ write X_1 → invalidate C ₂		$X_1 = 30$ $X_2 = 10$	—	
③ P ₂ read X_2 → miss (false)		$X_1 = 30$ $X_2 = 10$	$X_1 = 30$ $X_2 = 10$	got read miss for X_2 even when X_2 not modified
④ P ₂ write X_2		—	$X_1 = 30$ $X_2 = 20$	
⑤ P ₁ write X_1 → write miss		$X_1 = 40$ $X_2 = 20$	—	got write miss for X_1 , even when X_1 not modified

Q.) c) → three processor ~~C~~ P_1, P_2, P_3
with caches C_1, C_2, C_3

→ caches can accommodate one block at a time.

→ MM stores two block $B_1 \& B_2$




→ Snoopy MESI protocol [write-invalidate]

→ initially C_1, C_2, C_3 empty

Activity

	C_1	C_2	C_3	MM				
	date	state	date	state	date	state	B_1	B_2
① initial	-	I	-	I	-	I	*valid	valid
② P_1 read x → read miss	B_1	E	-	I	-	I	valid	valid
③ P_2 read x → read miss	B_1	S	B_1	S	-	I	valid	valid
④ P_2 update $y = y + 500$ → write hit → invalidate	-	I	B_1 $x=100$ $y=700$	M	-	I	invalid	valid
⑤ P_3 read X → read miss → P_2 gives X to MM → P_3	-	I	B_1	S	B_1	S	$x=100$ $y=700$	$z=400$
⑥ P_1 updates $x = x - 200$ → read miss → then write-invalidate	B_1 $x=-100$ $y=700$	M	-	I	-	I	invalid	valid
⑦ P_3 read y → read miss → P_1 gives B_1 to MM & P_3	B_1	S	-	I	B_1	S	$x=-100$ $y=700$	valid

Q2) A) 5 state pipe → IF, ID/OF, EX, MEM, WB




2) date dependencies

- (i) $I_1 I_2 \rightarrow \text{RAW}$
 - (ii) $I_2 I_3 \rightarrow \text{WAR}$


b) If no date forwarding implemented, there will be date hazard

I_2 reads R_1 before R_1 set by I_1

) possible solution with stall & data forwarding.



2) B) outer loop 10, inner loop 20 time



a) always branch taken

outer loop \rightarrow 10 time right, 1 wrong.

inner loop \rightarrow 20 time right, 1 wrong.

$$\text{Total} = \cancel{22} + \underbrace{(20+1) \times 10}_{\text{incorrect}} + 1 + 10 = 221$$

Correct = 210

$$\text{Accuracy} = \frac{210}{221} = 95\%.$$

b) 1 bit history

\rightarrow for all inner loop, branch taken, except last

\rightarrow pred = 'not taken' after 20 iter inner loop

\rightarrow the mispredict pred = taken again

\rightarrow So in 9 iter of outer loop \rightarrow wrong = 2 + 9 = 11

\rightarrow in last iter \rightarrow 20 correct, 1 incorrect, 1 correct

no. of wrong = 19

$$\text{Accuracy} = \frac{221 - 19}{221} = 91\%.$$

2) c)

given original code.

I₁ : load R₁, XI₂ : decrement R₂, II₃ : Br zero R₂, I₅I₄ : Add R₃, R₄I₅ : Sub R₅, R₆

2) before branch prediction.

I₁ : load R₁, XI₃ : Br zero R₂, I₅ ↗ swapped.I₂ : decrement R₂, R₁I₄ : Add R₃, R₄I₅ : Sub R₅, R₆

b) Target address

I₁ : load R₁, XI₂ : decrement R₂, II₃ : Br zero R₂, I₅I₅ : Sub R₅, R₆I₄ : Add R₃, R₄

→ for predict taken scheme

→ both ② & ③ perform equally well