

Number System → a systematic way to represent and manipulate numbers

### Examples of Number Systems

→ Decimal

→ Binary

→ Roman

→ Senary (base 6)

### Broad Classification of number system

→ Weighted - decimal, binary, octal, etc.

→ Non-weighted - Roman, Gray, Code, etc.

$$\text{Ex 1) } 235 = 2 \times 10^2 + 3 \times 10^1 + 5 \times 10^0 \rightarrow \text{weighted.}$$

$$\begin{matrix} 2 & 3 & 5 \\ \uparrow & \uparrow & \uparrow \\ 10^2 & 10^1 & 10^0 \end{matrix}$$

Each nos has 2 digits and each digit has weight 10.

$$\text{Ex 2) } I \left( \begin{matrix} \uparrow & 1 \\ L & \downarrow \\ V & \uparrow \\ X & \uparrow \\ \downarrow & 5 \\ X & \uparrow \\ 10 \end{matrix} \right) \rightarrow X \cdot I \cdot V = 14 \text{ not weighted.}$$

### Base or Radix

$$O = \text{No. of digits} -$$

Decimal  $\rightarrow 0, 1, 2, 3, 4, 5, 6, 7, 8, 9 \rightarrow 10$  base

Binary  $\rightarrow 0, 1$

$O = \text{No. of digits} \rightarrow 2$  base.

$\vdots = \text{No. of digits} \rightarrow 3$  base

~~General~~ → In general, a number system of base (radix)  $r$  uses  $r$  distinct digits ( $0, 1, 2, \dots, r-1$ ) and each digit has some weight  $r^k$ ,  $k \geq 0$ .

$\rightarrow k \geq 0$  for integer part

$\rightarrow k < 0$  for fractions

$$D = d_{n-1} d_{n-2} \dots d_1 d_0 \cdot d_{-1} d_{-2} \dots d_{-m}$$

Q)  $\sqrt{22} = 6$  given, what is base of the number system?

(Ans 17)

$$\begin{array}{r}
 22 = 6 \\
 22 - 36 \\
 \hline
 22 - 36 \\
 \hline
 2
 \end{array}
 \text{and remainder } 2 \text{ is added to divisor } 6 \text{ to get next digit } 8$$

### Signed and Unsigned Binary Number Representation

→ Binary Number System is important for designing digital


circuits. works on binary number system [for combinational logic]

→ Why are binary number system important?

- At the low level, the circuit is implemented using Transistors.

→ A transistor has two states, either 'ON' or 'OFF'

- As the transistor has two states and can be denoted by two digits (0 or 1) in binary system



→ There are some conventions.

- Open Switch = 0

Closed Switch = 1

Low Voltage = 0

High Voltage = 1

0, 1 ← standard

- Absence of current = 0, flowing current = 1

data bus (flow of current) = 1

→ 0 flow = 0, 1 flow = 1

Bit → Single binary digit (0 or 1)

Nibble → 4 bits

Byte → 8 bits

1 byte = 8 bits, 1 nibble = 4 bits = 0

## Unsigned Binary Number

- An  $n$ -bit binary number system can have  $2^n$  distinct numbers and it's magnitude will range from  $0$  to  $2^n - 1$ .  
Minimum =  $0$  and Maximum =  $2^n - 1$

Eg:  $n=3 \Rightarrow 0, 1, 2, \dots, (8-1) = 7$

or  
 $000, 001, \dots, 111$

→ An  $n$  bit binary integer can be denoted as:

$b_{n-1} b_{n-2} \dots b_2 b_1 b_0$

$$D = b_{n-1} \times 2^{n-1} + b_{n-2} \times 2^{n-2} + \dots + b_2 \times 2^2 + b_1 \times 2^1 + b_0 \times 2^0$$

→ Each digit position has a weight that is same power of 2

## Signed Integer Representation

There are three possible approaches to represent signed integers.

→ Sign Magnitude representation

→ 1's complement representation

→ 2's complement representation

### Sign Magnitude Representation

For an  $n$ -bit number representation, the most significant bit (MSB) represents sign. (0  $\Rightarrow$  +ve, 1  $\Rightarrow$  -ve)

The rest  $(n-1)$  bits denote the magnitude of the number

→ Range:  $-(2^{n-1} - 1)$  to  $(2^{n-1} - 1)$

+7	$\rightarrow 0111$	→ A problem with sign-magnitude representation: There are two possible representations of zero.
+6	$\rightarrow 0110$	
+5	$\rightarrow 0101$	
+4	$\rightarrow 0100$	
+3	$\rightarrow 0100$	
+2	$\rightarrow 0011$	$1+0 = 0 \rightarrow 0000 \& 1000$
+1	$\rightarrow 0010$	
+0	$\rightarrow 0000$	11 - 100, 100, 000
-0	$\rightarrow 1000$	
-1	$\rightarrow 1001$	Number set was signed quantity but no A.e.
-2	$\rightarrow 1010$	
-3	$\rightarrow 1011$	
-4	$\rightarrow 1100$	
-5	$\rightarrow 1101$	
-6	$\rightarrow 1110$	
-7	$\rightarrow 1111$	5? and 7? last digit is notified right side of E

### 1's complement Representation

Positive numbers are represented exactly as in sign-magnitude representative form

Negative numbers are represented in 1's complement form

1's complement of a number is obtained by complementing every bit of a number ( $1 \rightarrow 0$  and  $0 \rightarrow 1$ )

MSB will indicate the sign of the number

In 1's complement representation, the number ranges from  $-(2^{n-1}-1)$  to  $+(2^{n-1}-1)$  (i.e.)  $n$ -bits representation

$$-(2^{n-1}-1) \text{ to } +(2^{n-1}-1) \quad (i.e.) \quad n\text{-bits representation}$$

$$(1-2^{n-1}) \text{ to } (2^{n-1}-1) \quad (i.e.) \quad n\text{-bits representation}$$

$+7 \rightarrow 0111$	$-7 \rightarrow 1000$	$(1 - 1^{16})$
$+6 \rightarrow 0110$	$-6 \rightarrow 1001$	
$+5 \rightarrow 0101$	<del><math>-5 \rightarrow 1010</math></del>	for subtraction
$+4 \rightarrow 0100$	<del><math>-4 \rightarrow 1011</math></del>	for subtraction
$+3 \rightarrow 0011$	<del><math>-3 \rightarrow 1100</math></del>	for subtraction
$+2 \rightarrow 0010$	<del><math>-2 \rightarrow 1101</math></del>	for subtraction
$+1 \rightarrow 0001$	<del><math>-1 \rightarrow 1110</math></del>	for subtraction

$0 \rightarrow 0000$        $-0 \rightarrow 1111$

Summing up  $[(0110) + 1010] = 10100 \rightarrow 1010 = 8$  and  $\cancel{1}$

→ Similar to Sign-magnitude representation, 1's complement representation has two zeros

→ Advantage of 1's complement representation is that subtraction can be done using addition which leads to saving in circuitry

$S_{add} + S_{comp} = S_{add} + 1^{16} = S_{add} + 11111111111111111111$

### 2's complement Representation

→ Positive Numbers are represented same as before

→ Negative numbers are represented in 2's complement

→ To get Number's magnitude → 1's complement → add 0001 → 2's complement

→ MSB will indicate the sign of the number ( $0 \rightarrow +ve, 1 \rightarrow -ve$ )

$S_E = 00100100 \leftarrow 8 \rightarrow 1000 P = 10010000$

$S_E = 00111011 \leftarrow 7 \rightarrow 10011101 P = 01101111$

$7 \rightarrow 0111 \quad -7 \rightarrow 1001$

$6 \rightarrow 0110 \quad -6 \rightarrow 1010$  for subtraction

$5 \rightarrow 0101$

$-5 \rightarrow 1011$

$4 \rightarrow 0100$

$-4 \rightarrow 1000$

$3 \rightarrow 0011$

$-3 \rightarrow 1101$

$2 \rightarrow 0010$

$-2 \rightarrow 1110$

$1 \rightarrow 0001$

$-1 \rightarrow 1111$

$0 \rightarrow 0000$

→ Range:  $(2^{n-1} - 1)$        $0001 \leftarrow 2^{n-1}$   
 $1001 \leftarrow 2^n$

→ Advantages of 2's complement

- 1) Unique representation of zero
- 2) Subtraction can be done using addition, which saves circuitry

$$\text{Ex } 5 - 3 = 0101 - 00101 = 0101 + \boxed{1101} \rightarrow \text{2's complement of 3}$$

transferring 2's complement for subtraction = ~~0101 + 1101~~ 01010 ←  
 zeros out and no借位发生

→ Additional features of 2's complement representation:

- Additional features of 2's complement for weighted number representation with MSB having weight  $= -2^{n-1}$  patterns are given

~~$D = b_{n-1} \times 2^{n-1} + b_{n-2} \times 2^{n-2} + \dots + b_1 \times 2^1 + b_0 \times 2^0$~~

~~$\text{Ex: } 0101 = 4 + 1 = 5$~~

~~$1101 = -8 + 4 + 0 + 1 = -3$~~

- Shift left by  $k$  positions with zero padding multiplies the number by  $2^k$

$$00001001 = 9 \xrightarrow{\text{shift 2 pos left}} 00100100 = 36$$

$$11110111 = -9 \xrightarrow{\text{shift 2 pos left}} 11011100 = -36$$

- Shift right by  $k$  position with sign bit padding divides the number by  $2^k$

$$00100100 = 36 \xrightarrow{\text{shift 2 pos right}} \begin{matrix} 1101 & 2^- \\ 0011 & 2^- \\ 0111 & 2^- \\ 1111 & 1^- \end{matrix} \quad 00001001 = 9$$

1110	1
0110	3
1010	2
0010	4
1100	8
0100	5
1000	1

$$0000 \leftarrow 0$$

- The sign bit can be copied as many times as required from front of the number at the beginning to extend the size of the number (called sign extension)

$$(Ex) A = 9 \Rightarrow 0000\ 0111$$

### Binary Arithmetic

The binary Number System is widely used in computer system.

$$B + A = R$$

Input		$X + Y$		$X - Y$		$X \cdot Y$
$X$	$Y$	sum	carry	difference	borrow	Product
0	0	0	0	0	0	0
0	1	(0100) = S + (010) = S - (010)	1	0	1	0
1	0	1	0	1	0	1
1	1	0	1	0	0	1

### Binary Addition.

$$\begin{array}{r} 0101 \\ + 0111 \\ \hline 11001 \end{array}$$

$$A = 0010 = 1000 + 1100 \text{ (in } 10 \text{)} = 9$$

### Binary Subtraction

$$Binary(1010) = a(2) - b(10) = (1100) = a(8)_{10} - b(8)_{10} = 10 - 8 = 2$$

$$\begin{array}{r} 010 \\ + 011 \\ \hline 00100 \end{array}$$

$$\begin{array}{r} 0101 \\ - 0110 \\ \hline 00110 \end{array}$$

or either transfer to 10 with 9, gives answer

$$S = a(5) = (0100) = R$$

- Subtraction using 1's complement
- Suppose we want to perform  $A - B$  using 1's complement  
 We have to follow the steps given below (as shown below)
- Compute 1's complement of  $B = \bar{B}$  (say)
  - Perform  $R = A + \bar{B}$
  - If a carry is obtained after addition, Add carry with  $R$  (i.e.  $R = R + 1$ ). The result is positive number

Eg:  $6 - 2$ ;  $(6)_{10} = (0110)_2$ ,  $(2)_{10} = (0010)_2$

	$Y$	$X$	
0	0	0	0
0	0	0	0
1	0	1	1
1	0	0	1
$\therefore 6 - 2 \rightarrow$			0 1 1 0
			$+ 1 1 0 1$
			<u>1 0 0 1 1</u>

The result is a negative and is in 1's complement form of  $R$ .

$\therefore$  There is a carry and  $R$  is +ve.

$$R = -(0011 + 0001) = 0100 = 4_{10}$$

Eg:  $3 - 5$ ;  $(3)_{10} = (0011)_2$ ,  $(5)_{10} = (0101)_2$

	$Y$	$X$	
0	0	0	0
0	0	0	0
1	0	1	1
1	1	0	1
$\therefore 3 - 5 \rightarrow$			0 0 1 1 0
			$+ 1 0 1 0$
			<u>1 1 0 1 0</u>

$\Rightarrow$  no carry,  $R$  is in 1's complement and is -ve

$$\therefore R = -(0010)_2 = -(2)_{10} = -2$$

Subtraction using 2's complement  
Suppose we want to perform  $A - B$  using 2's complement

Steps

- Compute 2's complement of  $B$  (let it be  $\bar{B}$ )
- Compute  $R = A + \bar{B}$
- If carry is generated, ignore it,  $R$  is +ve
- else  $R$  is -ve and its 2's complement form

Eg  $6 - 2$ ;  $(6)_{10} = (0110)_2$ ,  $(2)_{10} = (0010)_2$   
 $(\bar{2})_{10} = (1101)_2 + (0001)$

$\therefore 6 - 2 \rightarrow \begin{array}{r} 0110 \\ + 1101 \\ \hline 100100 \end{array}$

∴  $6 - 2 \rightarrow \begin{array}{r} 0110 \\ + 1101 \\ \hline 100100 \end{array}$  (no carry)

→ R Carry is present

$\therefore R$  is +ve,  $R = (0100)_2 = (4)_{10}$

Eg  $3 - 5$ ;  $(3)_{10} = (00011)_2$ ,  $(5)_{10} = (0101)_2$

$(\bar{5})_{10} = (1010)_2 + (0001)_2$

$\therefore 3 - 5 \rightarrow \begin{array}{r} 0011 \\ + 1010 \\ \hline 1110 \end{array}$

→ no carry

$$\begin{aligned}\therefore R & \text{ is -ve, } R = (-1)_{10} \times (10001 + 0001)_2 \\ & = (-1)_{10} \times (0010)_2 \\ & = (-1)_{10} \times (2)_{10} = (-2)_{10}\end{aligned}$$

# Gray's Code

0	0000	1 bit change
1	0001	1 bit change
2	0010	2 bit change
3	0011	1 bit change
4	0100	3 bit change

$s(0000) = 1 \oplus 0$ ,  $s(0010) = 0 \oplus 1$ ;  $S = 2$   
 $s(0000) + s(1010) = S$  → Change of bit can cause problem

→ That's why Gray Code is invented, where only 1 bit change occurs.

$$\begin{array}{r} 0010 \\ 0111 \\ \hline \end{array} \rightarrow S = 2$$

→ This makes Gray Code, a non-weighted representation

## Application

i) Gray Code reduces error during Analog to Digital

ii) Easy to convert Gray to Binary ( $E$ ) ;  $E = G$

$$s(1000) + s(0101) = s(01)$$

→ Gray is called self-reflecting code

→ suppose you have gray code of 2 bits

00

01

$$s(1000) + s(0101) + s(1) = S, \text{ sum of } S = 2$$

$$(0100) + s(1) =$$

$$s(1) = s(0) + s(1) =$$

sum of

to make gray codes of 3 bit we do the following.

$\begin{array}{c} 000 \\ 001 \\ 011 \\ 010 \end{array} \left\{ \text{gt}^1 \right.$

$\begin{array}{c} 110 \\ 111 \\ 101 \\ 100 \end{array} \left\{ \text{gt}^2 \rightarrow \text{mirror of gt}^1 \right.$

$\begin{array}{cccccc} 0 & 0 & 0 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 & 0 & 1 \\ 1 & 1 & 0 & 1 & 1 & 0 \\ 1 & 1 & 0 & 1 & 1 & 0 \\ 1 & 0 & 1 & 1 & 0 & 1 \\ 0 & 1 & 0 & 0 & 1 & 0 \end{array}$

→ i) mirror  $gt^1$  to form  $gt^2$ .

ii) add 0 to  $gt^2$  and  $gt^1$  to  $gt^2$

iii) 3 bit gray code is formed  $0-1-0$  is gray

Generalising, we can do same for  $m$  bit group to form a  $(m+1)$  bit gray code

Conversion of Binary to Gray

let gray code be  $g_{n-1} g_{n-2} g_{n-3} \dots g_0$

and its corresponding binary  $b_{n-1} b_{n-2} b_{n-3} \dots b_0$

for i'th position with relation  $\oplus$  XOR gate

$$g_i = b_i \oplus b_{i+1} \quad 0 \leq i \leq n-2$$

	0	1	0
0	0	0	1
1	0	1	0

$$g_{n-1} = b_{n-1}$$

$$\text{using } b_0 \rightarrow 0 \quad \oplus \quad 0$$

for next position,  $\oplus$   
as like this

0

010

Eg binary

$$\text{binary} = b_6 \ b_5 \ b_4 \ b_3 \ b_2 \ b_1 \ b_0$$

$$j_6 \ j_5 \ j_4 \ j_3 \ j_2 \ j_1 \ j_0$$

$$\text{gray} = 1 \ 1 \ 1 \ 0 \ 1 \ 1$$

$$2^6 \left\{ \begin{array}{l} 000 \\ 100 \\ 110 \\ 010 \end{array} \right.$$

$$2^6 \left\{ \begin{array}{l} 011 \\ 111 \\ 101 \\ 001 \end{array} \right.$$

Gray to Binary Conversion

Step 1 at Ldp margin (i)

Step 2 at + off has ldp at 0 bits (ii)

Eg gray = 0 1 0 + 1 0 short flip fid & (iii)

binary = 0 1 1 0 1 1 1 0

(Note) a word of gray fid is not same as no. of 1's (odd/even)

short gray fid

i) start from MSB and go to LSB

$b_i = \begin{cases} g_i & (\text{if no. of 1's preceding } g_i \text{ is even}) \\ \overline{g_i} & (\text{if no. of 1's preceding } g_i \text{ is odd}) \end{cases}$

of alternate 5-8, only get short gray fid

Error Detection Code

→ binary code can change due to noise when travelling through media

0	0
1	0

$c - n \geq i \geq 0$ , i.e.  $\oplus . d = 0$

→ we can check it by giving extra bits. (Parity Bit)  
even parity tries to make no. of 1's even  
odd parity tries to make no. of 1's odd

Eg: 0 0 0

1 (0) (0) ← even parity

0 (1) (1) ← odd parity

↑  
if no. of 1's even → 1  
no. of 1's odd → 0

Eg: 0 1 0

0

→ this can check for odd no. of changes in binary code.

$$\overline{S}A + \overline{S}A + S.A = \overline{S}$$

without checking:  $S.A \rightarrow \overline{S} + (S+A)AA = \overline{S}$   
Eg: - signal: 0001      travelling through media: 0101  
it should be 1001

with checking signal  $\rightarrow 0001 | \xrightarrow{\text{travelling}} 0011 \quad ①$

$RX = (R+S).X$       even parity      parity bit

Message  
Even Parity

Eg 000  
0001  
0010  
0011  
100  
101

Even Parity

0  
1  
1  
0  
1  
0

Odd Parity

1  
0  
0 = 1+X  
0 = 0.X

$$\overline{S}A + \overline{S}A + \overline{S}A + \overline{S}A = (S, A) \neq \overline{S}$$

Boolean Algebra:

$$\begin{aligned} Q) \text{Prove } x + \overline{x}y &= x + y \quad \cancel{\overline{S}A + \overline{S}A + \overline{S}A + \overline{S}A = (S, A) \neq \overline{S}} \\ \text{LHS} &= x.(y + \overline{y}) + \overline{x}y = x\overline{y} + x\overline{y} + \overline{x}y = [x + x = x] \\ &= x\overline{y} + \overline{x}y + xy + xy = x(y + \overline{y}) + y(x + \overline{x}) \\ &= x + y = \text{RHS} \end{aligned}$$

$$\overline{S}A + \overline{S}A + \overline{S}A + \overline{S}A + \overline{S}A + \overline{S}A = \overline{S} \quad \cancel{\text{LHS}}$$

$$Q) \text{Prove } x \cdot (\overline{x} + y) = xy$$

$$\text{LHS} = x \cdot \overline{x} + xy = xy = \text{RHS}$$

$$\overline{S}A + \overline{S}A + \overline{S}A = \overline{S}$$

minimization and as majority of the time not always was with

$$\text{Eg} \quad A \cdot B + A B C + \bar{B} C$$

$$\Rightarrow AB(1+C) + \bar{B}C = AB + \bar{B}C$$

1010      or      1000      1000      1000      1000      1000      1000

Principle of Duality

Q  $\text{E}_1: E_1 \rightarrow X + \bar{X}Y = X + Y$       1000      1000      1000      1000      1000      1000      1000

$\text{E}_{\text{dual}} \rightarrow \text{dual} \Rightarrow \cancel{\bar{X}(X+Y)} = \cancel{\bar{X}Y} \quad X \cdot (\bar{X} + Y) = XY$

To prove if  $E_1$  is true, then  $E_{\text{dual}}$  is also true.

1	0	000
0	1	1000
1	1	0100
0	0	1100
1	0	001
0	1	101

Eg  $X + 1 = 1$

dual  $X \cdot 0 = 0$

Eg  $F(A, B, C) = \overline{ABC} + A\bar{B}C + A\bar{B}\bar{C} + \overline{ABC}$

$$= (A + \bar{A})BC + A(\bar{B}C + \bar{B}\bar{C}) \quad \cancel{AB\bar{C} + A\bar{B}\bar{C}}$$

$$= BC + A\bar{B}C + A\bar{B}\bar{C} \quad P + X = P\bar{X} + X \quad \text{and } (P + Q)X = P\bar{X} + (P + Q).X$$

$$= \cancel{BC} + \cancel{A\bar{B}C} + \cancel{A\bar{B}\bar{C}} \quad P\bar{X} + (P + Q).X = P\bar{X} + Q.X$$

$[x = \bar{x} + x]$

$$= P + Q.X = P + Q.X$$

$$F = ABC + \overline{ABC} + \overline{ABC} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC + A\bar{B}\bar{C}$$

$$= BC + AC + AB$$

$$P\bar{X} = (P + \bar{Q}).X$$

$$P + Q.X = P\bar{X} + Q.X = P\bar{X} + Q.X$$

minimize

$$\begin{aligned}
 \text{Eg } F(A, B, C) &= AB + \bar{B}\bar{C} + A\bar{B} + \bar{B}C = (0, 1, 1) ? \quad (1) \\
 &= \cancel{AB} + \cancel{\bar{B}\bar{C}} + \cancel{A\bar{B}} + \cancel{\bar{B}C} \\
 &= B(\bar{A} + 1) + \bar{B}(C + \bar{C}) \\
 (\star) A &\equiv B, B + \bar{B} \quad (1, 0, 1) \rightarrow 0 \quad (0, 1, 0) \rightarrow 1 \\
 &+ 1 \equiv 1 \quad 0 \cdot 0 + 1 \cdot 1 + 1 \cdot 0 = 1
 \end{aligned}$$

DeMorgan's Theorem

$$\begin{aligned}
 \rightarrow \overline{m+y} &= \overline{m} + \overline{y} \\
 \rightarrow \overline{m \cdot y} &= \overline{m} + \overline{y}
 \end{aligned}$$

m	y	complement	$m' \cdot y'$	Observation
0	0	1001	1001	$m' \cdot y' = 0 \cdot 0 = 0$
0	1	0100	0100	$m' \cdot y' = 0 \cdot 1 = 0$
1	0	1000	1000	$m' \cdot y' = 1 \cdot 0 = 0$
1	1	0011	0011	$m' \cdot y' = 1 \cdot 1 = 1$

$$\begin{aligned}
 \rightarrow \overline{m+y+z} &= \overline{m \cdot \overline{y+z}} = \overline{m} + \overline{y+z} \\
 \rightarrow (m \cdot y \cdot z)' &= \overline{m'} + \overline{y} + \overline{z}
 \end{aligned}$$

$$\text{Eg } F = \overline{A+B} + \cdot \frac{(A+\bar{B})}{(0=0, 1=1)} = \overline{A} \cdot \overline{B} + A \cdot B$$

$$\rightarrow \cancel{A' B'} \frac{(A+B)}{(0=0, 1=1)} = \cancel{\overline{A} \cdot \overline{B}}, AB \quad (0=m, 1=n)$$

$$\rightarrow \overline{A} \cdot \overline{B} + (\overline{A} + \bar{B}) = \overline{A} + \bar{B}$$

$$\text{Eg } F = \overline{(A\bar{B} + \bar{A}B)} = \overline{(A\bar{B})} + \overline{(\bar{A}B)} = (\overline{A} + B) \cdot (\bar{A} + B)$$

$$\begin{aligned}
 111, 000 &= 0 + \overline{A} \cdot \bar{B} + A \cdot B + 0 \\
 &= \overline{A} \cdot \bar{B} + A \cdot B
 \end{aligned}$$

Q)  $F(A, B, C) = (A'BC)'(A+C)(A+C')$

simplify F

$$(A+C)(\bar{A} + (A+C)) =$$

$$F = \cancel{(A'+B'+C')}(A+A'C'+A'C)$$

$$= AB' + AB'C' + ABC + AC'$$

$$\text{Ans} = AB' + AC'$$

### Minterm and Maxterm

$f(x_1, y_1, z)$

~~Maxterm~~

$\rightarrow 8$ minterms	$\overline{x}\overline{y}\overline{z}$	$\rightarrow m_0, 000$	$x$	$y$
$(\overline{n}=0)$	$\overline{x}\overline{y}z$	$\rightarrow m_1, 100$	0	0
	$\overline{x}y\overline{z}$	$\rightarrow m_2, 001$	1	0
	$\overline{x}yz$	$\rightarrow m_3, 011$	0	1
	$xy'z'$	$\rightarrow m_4, 100$		
	$xy'z$	$\rightarrow m_5, 110$		
	$xyz'$	$\rightarrow m_6, 111$		
	$xyz$	$\rightarrow m_7, 111$		

~~Maxterm~~

$\rightarrow 8$  maxterm

$(\overline{n}=0)$	$\overline{x+y+z} (\overline{x}, \overline{y}, \overline{z}) \rightarrow M_0, 000$	$\overline{x+y} = 1$
	$\overline{x}y+\overline{y}\overline{z} \rightarrow M_1, 001$	$\overline{x}y = 1$
	$\overline{x}\overline{y}+y\overline{z} \rightarrow M_2, 010$	$\overline{x}\overline{y} = 1$
	$x+\overline{y}+\overline{z} \rightarrow M_3, 011$	$x = 1$
	$\overline{x}+y+\overline{z} \rightarrow M_4, 100$	$\overline{x}+y = 1$
	$(\overline{x}+\overline{y})(\overline{y}+\overline{z}) \rightarrow M_5, 101 (\overline{x}+\overline{y}) + (\overline{y}+\overline{z}) = 1$	$\overline{x}+\overline{y} = 1$
	$(\overline{x}+\overline{y})\overline{z}+(\overline{y}+\overline{z}) \rightarrow M_6, 110$	$\overline{x}+\overline{y} = 1$
	$x+y+\overline{z} \rightarrow M_7, 111$	$x+y = 1$

$$AA + \overline{A}\overline{A} =$$

$$Eg f = ab'c + abc' \quad (\text{having } f \text{ both 1 and 0}) \text{ standard form } Q38$$

is equals to minimum standards of standard form of f having  
 $ab'c = 1$ , only if  $a=1, b=0, c=1$  or 1st row of minterms. The last term  
 is 0 for all remaining terms at present true minterm of f(m1,2)

	$m_0$	$m_1$	$m_2$	$m_3$	$m_4$	$m_5$	$m_6$	$m_7$	$f(m_1,2)$
function	0	0	0	0	0	0	0	0	0
$m_0$	0	0	1	0	0	1	0	1	$\bar{a}\bar{b}c$ (1st row)
$m_1$	0	0	0	1	0	0	1	0	$\bar{a}bc$ (2nd row)
$m_2$	0	1	0	0	1	0	0	1	$\bar{a}b\bar{c}$ (3rd row)
$m_3$	0	1	0	0	0	0	1	0	$\bar{a}b\bar{c}$ (4th row)
$m_4$	1	0	0	0	0	1	0	0	$\bar{a}c$ (5th row)
$m_5$	0	0	1	0	0	0	0	0	$\bar{a}c$ (6th row)
$m_6$	0	0	1	0	0	0	0	0	$\bar{a}c$ (7th row)
$m_7$	1	1	1	1	1	1	1	1	$\bar{a}\bar{b}\bar{c}$ (8th row)

→ here  $m_1, m_2, m_3, m_7$  are true minterms

and  $m_0, m_4, m_5, m_6$  are false minterms.

add with Q38 To minterms A

$$\Rightarrow \text{base } f(m_1,2) = \bar{a}\bar{b}c + \bar{a}bc + \bar{a}b\bar{c} + \cancel{\bar{a}b\bar{c}} \quad \text{minterms A}$$

add to minterms B to minterms A

$$f(m_1,2) \geq \sum (0112, 110, 111) \text{ w. p. 2nd row}$$

base minterms to find  $f(m_1,2) = (m+1+2)(m+\bar{1}+\bar{2})(m+\bar{1}+\bar{2})$

adding 2nd row of add with 1st row of result of minterms A

Book: Digital logic and, Maurice Mano.  
 Computer Design

$$\begin{array}{r}
 1100 \quad 0100 \\
 0110 \quad 0010 \\
 \hline
 1001 \quad 0110 \\
 (10) \quad (0)
 \end{array}
 \quad \frac{ES}{SP+} \quad (e)$$

$$\begin{array}{r}
 1100 \quad 0100 \\
 0001 \quad 0010 \\
 \hline
 1101 \quad 0110 \\
 (11) \quad (0) \\
 0110 \quad 0000 \\
 \hline
 1000 \quad 1110 \\
 (10) \quad (F)
 \end{array}
 \quad \frac{ES}{SP+} \quad (e)$$

## BCD and Gray Code (Binary Coded Decimal)

- It is sometime desirable to manipulate numbers in decimal instead of converting them to binary.
  - Decimal to binary and binary to decimal conversion is complex.
  - One popular code to represent decimal is BCD. Each decimal digit is represented by 4-bit binary equivalent. Conversion is much easier.
- Eg       $391 = 0011 \quad 0100 \quad 0001$
- $13.34 = 0001 \quad 0011 \quad . \quad 0011 \quad 0100$
- ← 6 unused
- There are six combinations.

1010, 1011, 1100, 1101, 1110, 1111

(10)      (11)      (12)      (13)      (14)      (15)

### Addition of BCD Numbers

- When two BCD numbers are added, there may be need for correction step where PG(0110) will be added to one of the nibbles.
- This correction is required when a nibble is one of the six unused combination or there is carry in from the previous nibble.

$$\begin{array}{r} 23 \\ + 46 \\ \hline 69 \end{array}$$

$$\begin{array}{r} 0010 \quad 0011 \\ + 0100 \quad \hline 0110 \quad 1001 \\ (c) \quad (c) \end{array}$$

$$\begin{array}{r} 23 \\ + 48 \\ \hline 71 \end{array}$$

$$\begin{array}{r} 0010 \quad 0011 \\ + 0100 \quad \hline 0110 \quad 1000 \\ (c) \quad (c) \\ 0000 \quad + 0110 \\ \hline 0111 \quad 0001 \\ (7) \quad (c) \end{array}$$

→ This is unused so we add 6(0110)

3)  $\begin{array}{r}
 28 \text{ binary } 0010 \\
 + 39 \\
 \hline
 67 \text{ binary } 0110
 \end{array}$

multiple bits are changing between two consecutive numbers, that may create problem. To elevate the problem, a new code was introduced, which is called Gray Code.

→ have carry flowed from one nibble to other

$\begin{array}{r}
 0010 \\
 + 0000 \\
 \hline
 0110
 \end{array}
 \quad
 \begin{array}{r}
 1000 \\
 + 0001 \\
 \hline
 1001
 \end{array}
 \quad
 \begin{array}{r}
 0110 \\
 + 0001 \\
 \hline
 0111
 \end{array}$

→ add 6

### Gray Code 0000

→ There are some applications, where if multiple bits are changing between two consecutive numbers, that may create problem. To elevate the problem, a new code was introduced, which is called Gray Code.

010 Gray Code

01 → Gray Code is a type of non-weighted code where successive code words differ in only one bit. Any code with this property is called cyclic code.

001 → Gray Code is used in many practical applications that require analog to digital conversion.

→ To reduce error in conversion from A/D to D/A

→ also, Binary  $\leftrightarrow$  Gray Conversions are easy.

Eg: to measure the angle of rotation of a wheel.

→ Gray Code also called self-reflecting code. Suppose we have Gray Code representation for m-bits.

→ To obtain the Gray Code representation for (m+1) bits, we write down two m-bit representation one below the other with second one being the mirror image of the first one.

→ We then add 0 at the beginning of every code in first group and 1 at the beginning of the second group.

000	000
110	010
001	011
101	111
011	101
111	001

## Binary to Gray Code Conversion

→ Let  $b_1 b_2 \dots b_n$  denote n-bit binary representation and  $g_1 g_2 \dots g_n$  denote n-bit Gray Code, and it's equivalent binary representation respectively.

$$g_i = b_i \oplus b_{i+1} \text{ for } 0 \leq i \leq n-2$$

$$\text{and } g_{n-1} = b_{n-1}$$

Decimal	binary Representation	Gray Code
0	0000	000
1	0001	001
2	0010	011
3	0011	010
4	0100	110
5	0101	111
6	0110	101
7	0111	100

## Gray Code to Binary Code conversion

→ Start with MSB and proceed to the LSB and set

$b_i = g_i$ , if number of 1's preceding  $g_i$  is even

$b_i = \overline{g_i}$ , if number of 1's preceding  $g_i$  is odd

show we start from MSB and not LSB because MSB is not set in Gray code

bring this upto  $b_1 b_2 b_3 b_4$  which is made of 4 bits

000	000
001	001
011	011
010	010
110	100
111	101
101	110
100	111

## Boolean Algebra

→ An algebraic system defined on the set  $\{0,1\}$  with two

binary operators (AND or OR) and one unary operator NOT.  
AND operator is called Logical Product. OR operator and NOT operation are called Logical sum and complement respectively.

→ Boolean (switching) variables are two valued variables that can take two distinct values 0 and 1.

→ Boolean expression is an expression consisting of Boolean variables, constants and operators.

→ Given a Boolean expression, how to prove it?

Eg: Prove  $m \bar{m} + m = m$

i) By verifying the expression for all possible values of the variable. Called truth table verification or perfect induction.

ii) By using algebraic manipulation using some rules

## Basic Laws of Boolean Algebra

### Basic Identity

$$m+1=1$$

$$m+0=m$$

$$m \cdot 1=m$$

$$m \cdot 0=0$$

$$\bar{m} + m = 1 \quad \text{Idempotent Law}$$

$$(m+\bar{m})(m+m) = (m+\bar{m})m = m$$

$$m+m=m$$

$$m \cdot m=m$$

$$m = \overline{(m)}$$

To show that  $(m+y)(m+z) = m(y+z)$  without using truth table  
Commutative Law (Order of variable doesn't matter) and Associative Law (order of operation doesn't matter)  
 $(m+y)z = m \cdot z + y \cdot z$  (distributive law)  
 $m \cdot y = y \cdot m$  (commutative law)

### Associative Law

$$(m+y)+z = m+(y+z)$$

$$(m \cdot y) \cdot z = m \cdot (y \cdot z)$$

### Distributive Law

$$m \cdot (y+z) = m \cdot y + m \cdot z$$

$$m+(y \cdot z) = (m+y) \cdot (m+z)$$

## Absorption Law

1)  $m \cdot m = m$   
 Proof LHS =  $m(y + \bar{y}) + m \cdot m = m(y + \bar{y})$  (from = RHS)  
 LHS =  $m(y + \bar{y}) + m \cdot m$  (since logical terms are idempotent ORA  
 product of two logical terms is same logical term)

2)  $m \cdot (m + y) = m$   
 Proof LHS =  $m \cdot (m + y) = m$  (product of variables is absorbed by 0 product of variables is absorbed by 0)

Useful Laws To prove laws we consider the variables as constants  
 1)  $m \cdot \bar{m} = 0$

Proof LHS =  $m(y + \bar{y}) + \bar{m}y$   
~~Since  $m + \bar{m}$  is absorbed by 0~~  
 $= m + \bar{m}y + \bar{m}y$  (variables absorbed by 0)

$$= m + \bar{m}y + \bar{m}y = m + 0 = m$$

To prove  $\bar{m} + \bar{n} = \bar{m+n}$  (from = RHS)  
 between  $\bar{m} + \bar{n}$  &  $\bar{m+n}$  add first term of RHS (i.e.  $\bar{m}$ )  
 between  $\bar{m} + \bar{n}$  &  $\bar{m+n}$  add first term of RHS (i.e.  $\bar{n}$ )

2)  $m \cdot (\bar{m} + y) = m \cdot y$

Proof: LHS =  $m \cdot (\bar{m} + y) = m \cdot y$  (from = RHS)

## Consensus Theorem

$$i) m \cdot \bar{m}z + yz = m \cdot \bar{m}z$$

$$ii) (m+y)(\bar{m}+z)(y+z) = (m+y)(\bar{m}+z)$$

## Involution

$$\overline{(\bar{m})} = m$$

## Boolean Function Minimisation

Given a boolean expression we can simplify it by using basic laws of Boolean algebra. We can reduce the number of terms in the expression. We can also reduce the number of literals (variables).

$$\text{Ex: } m \cdot \bar{m} + m \cdot z + \bar{y} \cdot z = m \cdot y \cdot (1+z) + \bar{y} \cdot z = m \cdot y + \bar{y} \cdot z$$

(using  $1+z = 1$ )  
 $(\bar{y} \cdot z) + z = \bar{y} + (y \cdot z)$   
 $(y \cdot z) \cdot z = y \cdot (z \cdot z)$

## Principle of Duality

→ Principle of Duality states that a Boolean expression  $E_2$  can be obtained from a given Boolean expression  $E_1$  by interchanging the operation AND and OR and constants 0 and 1.  $E_1$  and  $E_2$  are said to be dual of each other.

( $m \cdot n + m \cdot \bar{n} = m$ ) & ( $m + \bar{m} = 1$ ) are dual statements in Boolean algebra.

Eg: i) Given:  $(m \cdot \bar{n} + \bar{m} \cdot n = m \cdot n)$  must change A  $\rightarrow$  constant  
 dual:  $m(\bar{n} + \bar{m}) = m$  from both sides

ii) Given:  $m + 1 = 1$  (constant 1)  
 dual:  $m \cdot 0 = 0$  from both sides

## Simplification Examples

1)  $F = m\bar{y} + \bar{m}y + yz$   
 $= m(\bar{y} + y) + yz$   
 $= m + yz$

2)  $F = \bar{m}\bar{y}z + \bar{m}yz + my\bar{z} + myz$   
 $= \bar{m}\bar{y}z + \bar{m}yz + myz + my\bar{z}$   
 $= yz + my + mz$

( $x, y, z$ ): variables or variables

(000)	$\bar{s} \cdot \bar{t} \cdot \bar{r}$	constant 0
(100)	$s \cdot \bar{t} \cdot \bar{r}$	
(010)	$\bar{s} \cdot t \cdot \bar{r}$	
(110)	$s \cdot t \cdot \bar{r}$	
(111)	$s \cdot t \cdot r$	
(001)	$\bar{s} \cdot \bar{t} \cdot r$	
(011)	$\bar{s} \cdot t \cdot r$	
(101)	$s \cdot \bar{t} \cdot r$	
(111)	$s \cdot t \cdot r$	

## De-Morgan's Theorem

For two variables  $m$  and  $n$ :  
 i)  $\overline{m+n} = \overline{m} \cdot \overline{n}$  (sum to product)

ii)  $\overline{m \cdot n} = \overline{m} + \overline{n}$  (product to sum)

Eg: i)  $F = \overline{m+n} \cdot (\overline{m} + \overline{n})$

$$= \overline{m} \cdot \overline{n} \cdot \overline{m} + \overline{m} \cdot \overline{n} \cdot \overline{n}$$

$$= \overline{m} \cdot \overline{n} + \overline{m} \cdot \overline{n} = \overline{m} \cdot \overline{n}$$

ii)  $F = \overline{(m\bar{n} + \bar{m}n)} = \overline{(s+t)(\bar{s}+\bar{t})} = \overline{s\bar{s} + s\bar{t} + \bar{s}t + \bar{s}\bar{t}} = \overline{0 + s\bar{t} + \bar{s}t + 0} = s\bar{t} + \bar{s}t$

## Minterm and Maxterm

In a boolean function, a term literal is defined as variables in uncomplemented or complemented form and translated as 1 or 0. A minterm has to be true only when all its literals are true.

Eg:  $m_0, m_1, m_2, \dots, m_7$  are the terms of a function of three variables  $x, y, z$ .

Consider an  $n$ -variable boolean function  $f(u_1, u_2, \dots, u_n)$

Minterm: A product term (AND operation) of all the  $n$  literals is called minterm if  $(u_i = 1)$  or constant.

Maxterm: A sum term (OR operation) of all the  $n$  literals is called maxterm if  $(u_i = 0)$  or constant.

Consider a function  $f(u, v, z)$

minterms:  $\bar{u}\bar{v}\bar{z}$  (000)  
 $\bar{u}\bar{v}z$  (001)  
 $\bar{u}v\bar{z}$  (010)  
 $\bar{u}vz$  (011)  
 $u\bar{v}\bar{z}$  (100)  
 $u\bar{v}z$  (101)  
 $uv\bar{z}$  (110)  
 $uvz$  (111)

maxterms:  $\bar{u}+v+z$  (000)  
 $\bar{u}+v+\bar{z}$  (001)  
 $\bar{u}+\bar{v}+z$  (010)  
 $u+\bar{v}+\bar{z}$  (011)  
 $\bar{u}+v+z$  (100)  
 $\bar{u}+v+\bar{z}$  (101)  
 $\bar{u}+\bar{v}+z$  (110)  
 $u+v+\bar{z}$  (111)

## Properties of minterm and maxterm

A particular minterm assumes value 1 for exactly one combination of variables.

$$\text{Eg: } f(u, v, z) = u\bar{v}z + uv\bar{z} + uvz$$

$$\begin{array}{lll} \downarrow & \downarrow & \downarrow \\ u=1 & u=1 & u=1 \\ v=0 & v=1 & v=1 \\ z=1 & z=0 & z=1 \end{array} \quad F_{u=1} = F_{v=0} = F_{z=1} = 1$$

A particular maxterm assumes 0 for exactly one combination of variables.

$$\text{Eg: } f(u, v, z) = (u+\bar{v}+z)(\bar{u}+v+\bar{z})(\bar{u}+v+z)$$

$$\begin{array}{lll} \downarrow & \downarrow & \downarrow \\ u=0 & u=1 & u=0 \\ v=1 & v=1 & v=0 \\ z=0 & z=1 & z=0 \end{array} \quad F_{u=0} = F_{v=1} = F_{z=0} = 0$$

- All the minterms that have value 1 are called the true minterms
- All the minterms that have value 0 are called the false minterms

Eg:  $f(z) = \bar{m}yz + myz$ , contains only true minterms  
 i.e.  $\bar{m}yz + myz = \bar{m}y(z + \bar{z}) + myz = \bar{m}yz + \bar{m}y\bar{z} + myz$ .

True minterms  $\rightarrow \bar{m}yz, \bar{m}y\bar{z}, myz$

- All the minterms that have value 1 are called the true minterms
- All the minterms that have value 0 are called the false minterms

### Canonical Form of Representing Function

- A canonical form is unique representation of a function
- We can obtain two canonical representation directly from the truth table.

i) Canonical Sum of Product (disjunctive normal form)  
 ii) Canonical Product of sum (conjunctive normal form)

### Canonical Sum-of-Product

- From the truth table, identify all the true minterms, corresponding to rows for which the output of the function is 1.
- Take the sum of all true minterms.



Eg:

m	y	z	s
0	0	0	0 $\leftarrow \bar{m}yz$
0	0	1	1 $\leftarrow \bar{m}y\bar{z}$
0	1	0	1 $\leftarrow my\bar{z}$
0	1	1	1 $\leftarrow myz$
1	0	0	0 $\leftarrow \bar{m}\bar{y}\bar{z}$
1	0	1	0 $\leftarrow \bar{m}\bar{y}z$
1	1	0	0 $\leftarrow m\bar{y}\bar{z}$
1	1	1	1 $\leftarrow mz$

$f(z) = \bar{m}y\bar{z} + \bar{m}y\bar{z} + m\bar{y}\bar{z} + mz$


$$f(z) = \bar{m}y\bar{z} + \bar{m}y\bar{z} + m\bar{y}\bar{z} + mz$$

$$f(z) = \bar{m}y\bar{z} + \bar{m}y\bar{z} + m\bar{y}\bar{z} + mz$$

$$f(z) = (\bar{m}y\bar{z})(\bar{m}y\bar{z})(m\bar{y}\bar{z})(mz)$$

$$f(z) = \Pi(0, 3, 5, 6)$$

$$\bar{A} = (A \cdot A) \rightarrow \bar{A}$$



Canonical Product of Sum

→ From the truth table identify the false minterm - corresponding to the rows for which the output of the function is 0.

→ For each false minterm, form a sum term where a variable will appear in uncomplemented form if it has value 0

SOP, POS, SOP & POS are explained next

SOP → 1 is dominant → 1 = non complement  
0 = complement

maxterm → 0 is dominant → 0 = no complement

POS → 0 is dominant → 0 = no complement


maxterm → 1 is dominant → 1 = complement

### Function Completeness

Three basic operations: {AND, OR, NOT}

hence the set {AND, OR, NOT} is complete. Any boolean expression can be made using the operations in the set.

Eg:  $A\bar{B} + \bar{A}B$  is functionally complete. It is equivalent to  $A \oplus B$ . It is also known as half adder. To implement it, we need two inputs A and B, and one output C.



Now we can observe that {NAND}, and {NOR} gate are also functionally complete.

$$A [A \text{ (NAND)} B] = \overline{A+B} = \overline{A} \cdot \overline{B}$$

$$[A \text{ (NOR)} B = \overline{A \cdot B} = \overline{A} + \overline{B}]$$


$$(S, C, E, O) \text{ If } S = 1, C = 1, E = 1, O = 1$$

$$\rightarrow \text{Eg: } A \text{ NOT}(A) = A'$$




$$\rightarrow \text{AND } (A, B) = [A, B]'$$

$$\Leftrightarrow [AB' + (AB')'] = \text{NOT}(AB)$$



$$\rightarrow \text{OR } (A, B) \Rightarrow \text{NOT}$$



$$B\bar{A} + \bar{B}A = (A, B) \text{ BOX}$$

$\rightarrow$  So using ~~NAND~~ NAND Gate, we can make {OR, NOT, AND}, and hence  $\{\text{NAND}\}$  is also functionally complete. And It is called a Universal Gate.

### NOR

for drawing it's at bottom and not this {NOT, AND}, so A  $\leftarrow$

$\rightarrow$  NOT  $\rightarrow$  A  $\overline{A+A} = \overline{A}$


OR  $\rightarrow$  A  $\overline{(\overline{A+B}) + \overline{A+B}} = (A+B) \cdot (A+B) = A+B$

AND  $\rightarrow$  A  $\overline{(\overline{A+B}) + \overline{A+B}} = (A+B) \cdot (A+B) = A+B$

$\rightarrow$  hence {NOR} is also functionally complete and NOR is also a universal gate

now knowing  $\{\text{NAND}\}$  and  $\{\text{NOR}\}$  as functionally complete.

a)  $\{\text{NOT}, \text{AND}\}$  is also functionally complete.



b)  $\{\text{NOT}, \text{OR}\}$  is also functionally complete.

→ Now proving  $\{\text{NOT}, \text{XOR}, 1\}$  is also functionally complete

$$\text{XOR}(A, B) = A\bar{B} + \bar{A}B$$


↳  $\{\text{NOT}, \text{XOR}, 1\}$  is also functionally complete

→  $A \oplus 1 = A \cdot 0 + \bar{A} \cdot 1 = \bar{A}$  (This along with AND can make all NAND)



2 level

→ Any  $\{\text{AND}, \text{OR}\}$  circuit can be changed to its equivalent circuit by changing AND and OR Gates by NAND Gate.



note: in group 1 we implement using AND-OR gate in group 2 we implement using De Morgan's law


step by step

→ Any  $\{SOP, AND\}$  is equivalent to  $\{NOR, NOT\}$



↓  
two level

→ This means level 1 OR  $\rightarrow$  NOR


level 2 AND  $\rightarrow$  NOR.




$$\text{Eg. } (A+B)(C+C) = \overline{\overline{A+B} + \overline{C+C}}$$




→ Using Boolean Algebras, we can convert any AND-OR-NOT to only NAND or only NOR.



K Map



$$\text{Eg: } f(A, B, C) = \Sigma (0, 3, 4, 7)$$



$$f(A, B, C) = \bar{B}\bar{C} + BC$$

Q)  $F(m, y, z) = \sum (0, 1, 2, 9, 6, 7)$

$m$	$y_2$	$y_1$	$y_0$	$z_2$	$z_1$	$z_0$
0	00	01	11	10	11	10
1	1	1	1	1	1	1

$(y_2 + y_1 + y_0)(z_2 + z_1 + z_0)$

$F = \bar{z} + \bar{y}_1 + m \cdot y$

$\sum (0, 1, 2, 9, 6, 7)$

Q)  $F(m, y, z) = \sum (0, 1, 2, 3, 4, 6)$

$m$	$y_2$	$y_1$	$y_0$	$z_2$	$z_1$	$z_0$
0	00	01	11	10	11	10
1	1	1	1	1	1	1

length marked points on diagram

$F(m, y, z) = \bar{z} + \bar{y}$

4 variable K-map

$m$	$y_2$	$y_1$	$y_0$	$z_2$	$z_1$	$z_0$
00	00	01	11	10	11	10
01	0	1	1	1	0	1
11	1	0	1	0	1	0
10	1	1	0	0	0	1

$(r, p, s, o) \quad S = (3, 8, 4) \}$

$r$	$p$	$s$	$o$
0	0	1	0
1	1	0	1

$S = (3, 8, 4) \}$

Eg  $f(w, y, z) = \sum (3, 4, 5, 6, 14)$

for 4 variables at least 4 columns have to write  
so have to write  
more will get  
wt 😞

$\bar{w}\bar{y}$	00	01	10	11
$w\bar{y}$	1	1	1	1
$w\bar{z}$	12	13	15	14
$wz$	8	9	11	10

$$f(w, y, z) = \bar{w}y + \bar{w}yz + wyz$$

Q)  $f(a, b, c, d) = \sum (0, 2, 5, 7, 13, 15, 8, 10)$

$\bar{a}\bar{b}$

$\bar{a}\bar{b}$	00	01	10	11
$\bar{a}b$	1	1	1	1
$a\bar{b}$	12	13	15	14
$ab$	1	1	1	1

$$f(\bar{a}, \bar{b}, \bar{c}, d) = \bar{b}\bar{d} + bd$$

Q)  $f(A, B, C, D) = \sum (3, 4, 5, 7, 9, 13, 14, 15)$

$\bar{A}\bar{B}$

$\bar{A}\bar{B}$	00	01	10	11
$\bar{A}B$	1	1	1	1
$A\bar{B}$	12	13	15	14
$AB$	1	1	1	1

$$f(A, B, C, D) = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{C}D + ABC + A\bar{C}\bar{D} + BD$$

$$= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{C}D + ABC + A\bar{C}D$$

is extra

Handling Don't care Input ( $a_1, b_1, c_1, d_1$ )  $\Rightarrow$   $\Sigma d = \{3, 10, 14, 15\}$

In BCD = 1010 - 1111 are not used and is marked as

$X'$  in K-Map

$$\text{Eq} \quad f(w, n, q, z) = \Sigma \{1, 5, 9, 11, 12, 13\} + \Sigma d = \{3, 10, 14, 15\}$$

don't care

$\bar{w}\bar{n}$	$\bar{w}n$	$w\bar{n}$	$wn$
$\bar{q}\bar{z}$	00	01	11
$\bar{q}z$	10	11	10
$\bar{w}\bar{q}$	00	01	11
$\bar{w}q$	10	11	10
$w\bar{q}$	00	01	11
$wq$	10	11	10

$$f(w, n, q, z) = wn + \bar{q}z + \bar{w}\bar{z}$$

(Q)  $f(a, b, c, d) = \Sigma (0, 7, 10) + \Sigma d (2, 5, 8, 15)$

$\bar{a}\bar{b}$	$\bar{a}b$	$a\bar{b}$	$ab$
$\bar{c}\bar{d}$	00	01	11
$\bar{c}d$	01	10	10
$\bar{a}\bar{c}$	00	01	11
$\bar{a}c$	01	10	10
$a\bar{c}$	10	11	11
$ac$	11	11	11

$$f(a, b, c, d) = \bar{b}\bar{d} + bcd \quad \text{or} \quad \bar{b}\bar{d} + \bar{a}\bar{b}\bar{d}$$

$\bar{a}$	$\bar{b}$	$\bar{c}$	$\bar{d}$	$a$	$b$	$c$	$d$
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0
0	1	1	1	0	1	1	1
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	1
1	0	1	0	0	1	0	0
1	0	1	1	1	0	1	1
1	1	0	0	0	1	0	0
1	1	0	1	1	1	0	1
1	1	1	0	0	1	1	0
1	1	1	1	1	1	1	1

$$f(a, b, c, d) = \bar{b}\bar{d} + \bar{b}cd + \bar{a}\bar{b}\bar{d} + \bar{a}\bar{b}cd + \bar{a}\bar{b}\bar{c}\bar{d} + ab\bar{d} + abcd = (a, b, c, d)$$

## Prime Implicant

Eg:

	0	1	0
	1	1	1
	1	2	1
	2	0	0
	2	1	1
	2	2	0
	3	0	1
	3	1	0
	3	2	1

These are prime implicants

This is not a prime implicant

## Essential Prime Implicant

Eg:

	AB\CD	00	01	11	10	
	00	1	2	1	3	P <sub>3</sub>
	01	1	2	1	1	P <sub>2</sub>
	11	1	1	1	0	P <sub>1</sub>
	10	1	0	1	1	
		1	1	1	2	

→ P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub> are essential prime implicants.

Eg:

	C	B	A	
	0	1	1	P <sub>1</sub>
	0	0	1	(P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub> )
	1	1	1	P <sub>3</sub>
	1	0	1	(P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub> )
	0	1	0	(P <sub>1</sub> , P <sub>2</sub> )
	0	0	0	(P <sub>1</sub> , P <sub>2</sub> )
	1	1	0	(P <sub>1</sub> , P <sub>2</sub> )
	1	0	0	(P <sub>1</sub> , P <sub>2</sub> )
	0	1	0	(P <sub>1</sub> , P <sub>2</sub> )
	0	0	0	(P <sub>1</sub> , P <sub>2</sub> )

→ here P<sub>4</sub> is non essential

$$2) F(w_1, w_2, y_1, z) = \sum (0, 1, 2, 3, 10, 11, 12, 13, 14, 15)$$

	$\bar{y}_2$	$\bar{y}_2$	$y_2$	$y_2$	
	0	1	0	1	
	0	0	1	0	
	1	1	0	1	
	1	0	1	0	
	0	1	0	0	
	0	0	1	0	
	1	1	0	0	
	1	0	1	0	
	0	1	0	0	
	0	0	1	0	

$$F(w_1, w_2, y_1, z) = \bar{w} \bar{z} + \bar{w} \bar{z} \bar{y} + w_1 y_1$$

Q)  $F(A, B, C, D) = \sum (0, 1, 2, 5, 7, 8, 10, 13, 15)$

solve using K-Mat. Find prime implicants.

	A	B	C	D
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
5	0	1	0	1
7	0	1	1	1
8	1	0	1	1

	A	B	C	D
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
5	0	1	0	1
7	0	1	1	1
8	1	0	0	0
15	1	0	1	1
13	1	1	0	1
15	1	0	1	1

	A	B	C	D
(0, 1)	0	0	0	-
(0, 2)	0	0	-	0
(0, 3)	-	0	0	0
(1, 5)	0	-	0	1
(1, 9)	-	0	0	1
(2, 10)	-	0	1	0
(3, 9)	1	0	0	-
(8, 10)	1	0	-	0
(5, 7)	0	1	-	1
(5, 13)	-	1	0	1
(1, 13)	1	0	0	1
(7, 15)	-	1	1	1
(13, 15)	1	1	-	1

	A	B	C	D
(0, 1, 3, 9)	-	0	0	-
(0, 2, 3, 10)	-	0	-	0
(0, 3, 1, 9)	-	0	0	-1
(0, 3, 2, 10)	-	0	-	0
(1, 9, 5, 13)	-	-	0	-
(5, 7, 13, 15)	-	1	-	1
(5, 13, 7, 15)	-	1	-	1

	A	B	C	D
(0, 1, 3, 9)	-	-	-	-
(1, 9, 5, 13)	-	-	-	-

$$w + \bar{w} = 1 \quad \bar{w} + \bar{w} = 0 \quad \therefore (z, y, w) \oplus (0, 0, 0) = (z, y, w)$$

	A	B	C	D	
0	0	0	0	0	✓
1	0	0	0	1	✓
2	0	0	1	0	✓
3	1	0	0	0	✓
4	0	1	0	1	✓
5	1	0	0	1	✓
6	1	0	1	0	✓
7	0	1	1	1	✓
8	1	1	0	1	
9	1	1	1	1	
10	1	1	1	0	✓
11	0	1	1	1	
12	1	1	0	1	
13	1	1	1	1	
14	1	1	1	1	
15	1	1	1	1	


	A	B	C	D	
(0,1)	0	0	0	-	0
(2,10)	-	0	1	-	0
(0,3)	-	0	0	0	0
(5,7)	0	1	-	-	1
(1,13)	1	-	0	1	
(3,13)	1	1	-	-	1

	A	B	C	D
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	1	0	0	0
4	1	0	1	0
5	0	1	0	0
6	0	1	1	0
7	1	1	0	0
8	1	1	1	0
9	1	1	1	1

(Wrong)

	A	B	C	D
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	1	0	0	1
4	0	1	1	0

$$\begin{aligned}
 & 0 = 0 + 0 \\
 & 0 = 1 + 0 \\
 & 1 = 0 + 1 \\
 & 0 + 1 = 1 + 0 \\
 & \text{and } 0 + 0 = \text{left} \text{ and } 0 + 1 = \text{right}
 \end{aligned}$$




Q1)  $f(w, m, q, z) = \sum(1, 9, 6, 7, 8, 10, 11, 15)$

w	m	q	z	Output
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

$$f(w, m, q, z) = w\bar{m} + mq + \bar{w}\bar{m}\bar{z} + \bar{m}\bar{q}z$$

Combinational Circuit.



Half Adder

two inputs  $\rightarrow m \& q$


$$\begin{array}{l} 0+0=0 \quad 0 \\ 0+1=0 \quad 1 \\ 1+0=0 \quad 1 \\ 1+1=1 \quad 0 \\ \text{Carry} \quad \text{Sum} \end{array}$$

two output  $\rightarrow$  Sum and Carry


m	q	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$\begin{aligned} S &= m\bar{q} + \cancel{m}q = \text{XOR}(m, q) \\ &= m \oplus q \end{aligned}$$

$$\therefore C = mq$$



$$\therefore \boxed{D} \quad C = mq$$



# FULL ADDER

$n$	$y$	$x_1$	$x_2$	$x_3$	$C$
0	0	0	0	0	0
0	0	0	1	0	0
0	1	0	0	1	0
0	1	1	0	0	1
1	0	0	0	1	0
1	1	0	1	0	1
1	1	1	0	1	1
1	1	1	1	1	1

Sum =  $y + C = \sum (3, 5, 6, 7)$ ,  $C = \sum (1, 2, 4, 7)$

## Karnaugh Map

- A Karnaugh Map may be considered as a pictorial representation of minterms (01), (11) or (01) also called as a truth table.
- It provides a straightforward procedure for minimizing boolean Function.
- For an  $n$ -variable function, there are  $2^n$  cells in the map.
- For an  $n$ -variable function, there are  $2^n$  cells in the map.
- For an  $n$ -variable function, there are  $2^n$  cells in the map.
- For an  $n$ -variable function, there are  $2^n$  cells in the map.
- For an  $n$ -variable function, there are  $2^n$  cells in the map.
- We try to group  $2^m$  cells corresponding true minterms. Try to make largest groups bigger ensuring all minterms are covered.
- two adjacent cells differ in only one variable.
- two adjacent cells differ in two variables.
- two adjacent cells differ in three variables.
- two adjacent cells differ in four variables.
- two adjacent cells differ in five variables.
- two adjacent cells differ in six variables.
- two adjacent cells differ in seven variables.
- two adjacent cells differ in eight variables.
- two adjacent cells differ in nine variables.
- two adjacent cells differ in ten variables.
- two adjacent cells differ in eleven variables.
- two adjacent cells differ in twelve variables.
- two adjacent cells differ in thirteen variables.
- two adjacent cells differ in fourteen variables.
- two adjacent cells differ in fifteen variables.
- two adjacent cells differ in sixteen variables.
- two adjacent cells differ in seventeen variables.
- two adjacent cells differ in eighteen variables.
- two adjacent cells differ in nineteen variables.
- two adjacent cells differ in twenty variables.
- two adjacent cells differ in twenty-one variables.
- two adjacent cells differ in twenty-two variables.
- two adjacent cells differ in twenty-three variables.
- two adjacent cells differ in twenty-four variables.
- two adjacent cells differ in twenty-five variables.
- two adjacent cells differ in twenty-six variables.
- two adjacent cells differ in twenty-seven variables.
- two adjacent cells differ in twenty-eight variables.
- two adjacent cells differ in twenty-nine variables.
- two adjacent cells differ in thirty variables.
- two adjacent cells differ in thirty-one variables.
- two adjacent cells differ in thirty-two variables.
- two adjacent cells differ in thirty-three variables.
- two adjacent cells differ in thirty-four variables.
- two adjacent cells differ in thirty-five variables.
- two adjacent cells differ in thirty-six variables.
- two adjacent cells differ in thirty-seven variables.
- two adjacent cells differ in thirty-eight variables.
- two adjacent cells differ in thirty-nine variables.
- two adjacent cells differ in forty variables.
- two adjacent cells differ in forty-one variables.
- two adjacent cells differ in forty-two variables.
- two adjacent cells differ in forty-three variables.
- two adjacent cells differ in forty-four variables.
- two adjacent cells differ in forty-five variables.
- two adjacent cells differ in forty-six variables.
- two adjacent cells differ in forty-seven variables.
- two adjacent cells differ in forty-eight variables.
- two adjacent cells differ in forty-nine variables.
- two adjacent cells differ in fifty variables.
- two adjacent cells differ in fifty-one variables.
- two adjacent cells differ in fifty-two variables.
- two adjacent cells differ in fifty-three variables.
- two adjacent cells differ in fifty-four variables.
- two adjacent cells differ in fifty-five variables.
- two adjacent cells differ in fifty-six variables.
- two adjacent cells differ in fifty-seven variables.
- two adjacent cells differ in fifty-eight variables.
- two adjacent cells differ in fifty-nine variables.
- two adjacent cells differ in sixty variables.
- two adjacent cells differ in sixty-one variables.
- two adjacent cells differ in sixty-two variables.
- two adjacent cells differ in sixty-three variables.
- two adjacent cells differ in sixty-four variables.
- two adjacent cells differ in sixty-five variables.
- two adjacent cells differ in sixty-six variables.
- two adjacent cells differ in sixty-seven variables.
- two adjacent cells differ in sixty-eight variables.
- two adjacent cells differ in sixty-nine variables.
- two adjacent cells differ in七十 variables.
- two adjacent cells differ in七十一 variables.
- two adjacent cells differ in七十二 variables.
- two adjacent cells differ in七十三 variables.
- two adjacent cells differ in七十四 variables.
- two adjacent cells differ in七十五 variables.
- two adjacent cells differ in七十六 variables.
- two adjacent cells differ in七十七 variables.
- two adjacent cells differ in七十八 variables.
- two adjacent cells differ in七十九 variables.
- two adjacent cells differ in八十 variables.
- two adjacent cells differ in八十一 variables.
- two adjacent cells differ in八十二 variables.
- two adjacent cells differ in八十三 variables.
- two adjacent cells differ in八十四 variables.
- two adjacent cells differ in八十五 variables.
- two adjacent cells differ in八十六 variables.
- two adjacent cells differ in八十七 variables.
- two adjacent cells differ in八十八 variables.
- two adjacent cells differ in八十九 variables.
- two adjacent cells differ in九十 variables.
- two adjacent cells differ in九十一 variables.
- two adjacent cells differ in九十二 variables.
- two adjacent cells differ in九十三 variables.
- two adjacent cells differ in九十四 variables.
- two adjacent cells differ in九十五 variables.
- two adjacent cells differ in九十六 variables.
- two adjacent cells differ in九十七 variables.
- two adjacent cells differ in九十八 variables.
- two adjacent cells differ in九十九 variables.
- two adjacent cells differ in一百 variables.

$$\text{Eg: } AB'C + A\bar{B}CA + AC\bar{B}A + \bar{A}C\bar{B} + A\bar{B}C + \bar{A}BC + A\bar{B}\bar{C} + A\bar{C}\bar{B} = A^2 + B^2 + C^2$$

disadvantage is that writing it is difficult to visualise function with more than 5 or 6 variables

## Basic Approach

- Fill up the cells of K-Map with true minterms of the function
- Group the true minterms of the function into cubes such that
  - The size of cubes are maximized
  - Every true minterm is covered by at least one cube
- Write down the minimized sum-of-product expression for the function by creating one product term out of every cube that has been selected.

## Handling don't care inputs

- There exists functions for which some of the inputs are treated as don't cares, and the corresponding output values does not matter.

To note that  $\rightarrow$  Such input never appear

Eg: BCD values 1010 (10) to 1111 (15) never comes

as input, so we can ignore these 6 inputs.

→ The don't care minterms are labelled as 'X' in the K-Map.

→ When creating the cubes, we can include cells marked 'X' along with those marked as '1' to make a larger cube.

→ But it is not necessary to cover all the cells marked by 'X'.

## Implicant

→ Given a function  $f$  of  $n$  variables, a minterm  $p$  is an implicant of  $f$  if and only if, for all combination of  $n$  variables for which  $f = 1$ ,  $p = 1$ .

$$\text{Eg: } f = A\bar{B}C + A\bar{C}B + \bar{B}\bar{C}A$$

behavior of this  $f$  is → all minterms here are implicants.

Explanation:  $A = 1$  and  $B = 1$  and  $C = 1$  →  $f = 1$ .  
 $A = 1$  and  $B = 1$  and  $C = 0$  →  $f = 1$ .  
 $A = 1$  and  $B = 0$  and  $C = 1$  →  $f = 1$ .  
 $A = 0$  and  $B = 1$  and  $C = 1$  →  $f = 1$ .

## Prime Implicant

→ A prime implicant is said to be prime implicant if after removing any other minterm from it, the resulting product is no longer an implicant.

→ With respect to K-Map, it is a cube that does not completely covered by another implicant representing a larger cube.

Eg:  $f = \bar{A}B + AC + \bar{B}C$

→  $\bar{A}B$  is a prime implicant.

→ For  $(A, B, C) = (0, 1, 0)$  and  $(0, 1, 1)$ ,  $\bar{A}B = 1$

→ If we remove  $B$  from  $\bar{A}B$ , resulting minterm  $\bar{A}$  is not an implicant, as  $(0, 0, 0)$  and  $(0, 0, 1)$  are false. The 0th input doesn't give 1 as output for  $\bar{A}$ .

Essential Prime Implicant → It is a prime implicant that covers at least one minterm of the function that is not covered by any other prime implicant.

## Some Results

→ Every irredundant SOP expression equivalent to a function F is a union of prime implicants of F. All prime implicants must be present in any redundant SOP expression.

→ Any prime implicant covered by the sum of essential prime implicants must not be present in an irredundant SOP expression.

→ If  $\pi_i$  is a prime implicant of F and  $\pi_i$  is not a minterm of F, then  $\pi_i$  is not a prime implicant of F.

→ To prove the above statement, see (P).

## Simplification of Boolean Functions

Principle of Duality Using Tabulation method.

Motivation for using tabular procedure is that it is easier to find out the number of minterms if the number of variables is less than 8.

→ The K-Map method of minimization is convenient when the number of variables is less than 8.

→ It is also difficult to automate the method.

→ For large functions, a more systematic procedure is required.

$L = 8A_3 + 2A_2 + 2A_1 + A_0$ , and for that Quine - McCluskey method can be used.

→ The Quine - McCluskey method is easy to automate.

(1,0,0) has 100,0) as 1 minterm for  $A_3$

Basic Concept  
→ Repeated application of  $\bar{A}X + AX \leq Ax$  to all adjacent pair terms. This will produce the set of all prime implicants at the end.

→ This is a two step process. First generate all the prime implicants and then, select the prime implicant that will cover the all minterms of the function.

→ We can go combining any pair of product terms that differ in the value of single literal and to cover a minterm.

1) Two k-variable can be combined into  $(k-1)$  variable term,

iff they only differ in one variable.

2) we use binary representation of minterms for convinience

3) Two minterms can be combined if the binary representation differ in only one position.

4) we use symbol '-' to indicate absence of literal.

# Identification of all Prime Implicants (Step-1)

→ Arrange all the minterms in groups based on the number of 1's.

The number of 1's in a term is called it's index.

→ Compare every term of a group (Index i), with each term of another group having index (i+1).

→ Merge the two terms using rule:  $A\bar{X} + \bar{A}X = A$ .

→ Place a check mark on to each term that has been used in combining.

→ Now compare the terms that are generated as the output of the previous iteration in same fashion, generate a new term by combining two terms that differ by only one position.

→ The process continues until no further combinations are possible.

→ The remaining unchecked terms are the prime implicants.

→ The remaining checked terms need not be part of function.

$$\text{Eg: } F(w, x, y, z) = \sum(0, 1, 2, 3, 10, 11, 14, 15)$$

w	x	y	z	mr
0	0	0	0	0000
1	0	0	0	1000
2	0	0	1	0010
3	0	1	0	0100
10	0	0	0	0000
11	1	0	1	1001
14	1	1	0	1100
15	1	1	1	1101

w	m	y	z	mr
0, 1	0	0	0	0000
0, 1, 2	0	0	-	0010
0, 1, 3	0	0	0	0100
2, 10	-	0	0	0000
3, 10	1	0	-	0100
10, 11	1	0	1	1001
10, 14	1	-	1	0101
11, 15	X1	-	1	1101
19, 15	1	1	1	1101

w	m	y	z
0, 2, 3, 10	-	0	0
0, 3, 2, 10	-	0	0
10, 11, 14, 15	1	-	0
10, 12, 11, 15	1	-	1

∴ The set of prime implicants are  
 $\{\bar{w}\bar{y} + \bar{w}\bar{z}, w\bar{y}\}$

- Prime Implicant Chart (Step-2) is a table used to determine the covering relationship between prime implicants and minterms.
- It is a tabular data structure, which pictorially depicts the covering relationship between prime implicants and minterms.
  - It is a tabular data structure, which pictorially depicts the covering relationship between prime implicants and minterms.
  - Useful to select the minimum set of prime implicants.
  - Minterms are listed along columns while prime implicants are listed along rows.
  - A 'X' is entered in the table if corresponding prime implicant covers corresponding minterm. minterm starts at  $\bar{w}\bar{x}\bar{y}\bar{z}$  and ends at  $wxyz$ .
  - If a column has a single 'X' in the prime implicant

→ To left of the row in which the 'X' appears is an essential prime implicant. It is present among minterms covered by the prime implicant.

### Selection of essential Prime Implicants

- A check mark is placed in the chart to the essential prime implicants to indicate that they have been selected.
- Next check each column whose minterm is covered by the essential prime implicants.
- If the essential prime implicants do not cover all the minterms of the function, select the prime implicant that will cover the uncovered minterms.

$$\text{Eg } F(w, x, y, z) = \sum(1, 9, 6, 7, 3, 8, 10, 11, 15)$$

Prime implicant  $\bar{w}\bar{y}z, \bar{w}x\bar{z}, \bar{w}xy, wyz, wyz, w\bar{y}z$

	1	4	6	7	8	9	10	11	15	all
$\checkmark \bar{w}\bar{y}z$	1, 9	X	0	1	0	1	X	1	1	0, 1, 11
$\checkmark \bar{w}m\bar{z}$	9, 6	1	-	X	1	X	0	1	1	0, 1, 11
$\checkmark \bar{w}xy$	6, 7	1	-	1	X	0	1	1	1	0, 1, 11
$\checkmark m\bar{y}z$	7, 15	1	1	1	0	X	1	1	1	1, 11
$wyz$	11, 15	-	-	-	-	-	X	X	-	-
$\checkmark w\bar{y}$	3, 9, 10, 11	-	-	-	X	X	X	X	-	-

$\therefore$  Essential prime implicants

$$\therefore F(w, x, y, z) = \bar{w}\bar{y}z + \bar{w}m\bar{z} + m\bar{y}z + w\bar{y}$$

$$= \bar{w}(\bar{y}z + m\bar{z}) + z(m\bar{y} + w)$$

Q) Express the boolean function  $F = m_4 + \bar{m}_2$  as product of maxterms.

$$\begin{aligned}
 F &= m_4 + \bar{m}_2 \\
 &= (m_4 + \bar{m}_2)(m_4 + \bar{m}_2) \\
 &= (m + \bar{n})(\bar{m} + \bar{n})(n + z)(\bar{n} + z) \\
 &= (\bar{y} + \bar{n})(n + z)(\bar{n} + z) \\
 &= (\bar{n} + y + z \bar{z})(m + \bar{y} + z) \quad (\Rightarrow m\bar{n} + \bar{y}z + \bar{z}) \\
 &= (\bar{n} + y + z)(\bar{n} + \bar{y} + \bar{z})(\bar{n} + y + z)(m + \bar{y} + z)(\bar{n} + y + z) \\
 &= (\bar{n} + y + z)(\bar{n} + \bar{y} + \bar{z})(\bar{n} + y + z)(m + \bar{y} + z)
 \end{aligned}$$

Q) Find 10's complement of 132900.

$$\rightarrow 1's \text{ complement} = \underline{\text{no.}} \quad (1111111111111111)$$

$$\rightarrow 2's \text{ complement} = 1's \text{ complement} + 1$$

$$\text{Similarly, } 9's \text{ complement} = 9999 \dots \quad (5, 4, 3, 2, 1) \quad \underline{\text{no.}}$$


$$10's \text{ complement} = 9's \text{ complement} + 1 \quad (5, 4, 3, 2, 1) \quad \underline{\text{no.}}$$

SF	SF	SF	SF	SF
1	0	1	1	0

of 132900 =  $\begin{array}{r} 999999 \\ - 132900 \\ \hline 867099 \end{array}$

10's complement of 132900 = 876099

using 2's C.H



## Full adder (Circuit)

$$S = m'y'z + m'yz' + m'yz + myz \\ = m \oplus y \oplus z$$

$$\begin{aligned} m &\rightarrow (m \oplus y) \oplus z \\ &= (m'y + ym) \oplus z \\ &= (\cancel{m'y + ym}) \cancel{\oplus z} + \cancel{m'y + ym} \\ &= \cancel{m'y + ym} \cancel{(\cancel{m'y + ym}) \cancel{\oplus z}} + \cancel{m'y + ym} \\ &= z(\bar{m}y' + \bar{y}m) + \cancel{m'y'z'} + \cancel{m'yz'} \\ &\equiv z(m' + y) + m'y'z' + m'yz' \\ &= m'y'z + m'yz' + m'yz + m'yz' \end{aligned}$$

$$\Rightarrow S = \sum (1, 2, 4, 7) \quad \text{PPPP} = \text{transistor } 2^1 P, \text{ pull-down} \\ C = \sum (3, 5, 6, 7) = m'y'z + \cancel{m'y'z'} + \cancel{m'yz} + m'yz$$

$$= m'z + yz + m'z \\ \begin{array}{r} \text{PPPPP} \\ \text{oopse} \\ \hline \text{PPOTSE} \end{array}$$


	$\bar{y}$	$\bar{z}$	$\bar{y}z$	$y\bar{z}$
$m'$	1	1	1	0
$m$	0	0	0	1
$y$	0	1	1	1
$z$	1	0	1	0


## Half adder

$$\begin{array}{r} \text{Pb6258} \\ \text{oopse} \\ \hline \text{PPOTSE} \end{array}$$

$$S = m \oplus y \\ C = my$$

## Full adder






$$\begin{aligned}
 C &= z(m \oplus y) + my \\
 &= z(my' + ym') + my(z + z') \\
 &= zmy'z + m'yz + myz + myz'
 \end{aligned}$$

Half Subtractor  $(r, s, s', l)$   $B = A - (r, p, s, l)$   $B = A$  ~~borrow~~

→ find  $m-y$  to give difference and ~~borrow~~




$\bar{s}p$	$\bar{s}y$	$s'p$	$s'y$
0	0	0	0
1	0	1	0
1	1	0	1

$$\begin{aligned}
 p'm + s'p + s'm &= 0 \\
 0 - 0 &= 0 \\
 1 - 0 &= 1 \\
 1 - 1 &= 0
 \end{aligned}
 \quad
 \begin{aligned}
 s'p + s'y + s'p'm + s'y'm &= 0 \\
 0 - 1 &= \text{borrow } 1 \rightarrow 2 - 1 = 1
 \end{aligned}$$


$m$	$y$	wanted Bin	$D = ?$	Actual A (but not wanted)
0	0	$s'p + s'y + p'm = 0$	$D = m'y' + my = m \oplus y$	$D = m'y' + my = m \oplus y$
0	1	$y' + s'p + s'y'm = 1$	$B = m'y$	$B = m'y$
1	0	$0$	$D = m'y' + my = m \oplus y$	$D = m'y' + my = m \oplus y$
1	1	$0$	$D = m'y' + my = m \oplus y$	$D = m'y' + my = m \oplus y$

Same as  
S for half  
adder



# Full Subtractor ( $m-y_n-z$ )

Input	Output				
$m$	$y$	$z$	$x$	$B$	$D$
0	0	0	0	0	0
0	0	1	1	1	0
0	1	0	1	1	0
0	1	1	0	0	0
1	0	0	0	1	1
1	0	1	0	1	0
1	1	0	0	0	0
1	1	1	1	1	0



$$D = \sum_{\text{mred}} (1, 2, 4, 7)$$

$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	$yz$
1	1	1	1
0	1	0	0

$$D = \bar{y}'z' + \bar{y}y'z + \bar{y}yz' + y'yz'$$

$$B = \sum_{\text{mred}} (1, 2, 3, 7)$$

$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	$yz$
1	1	1	1
0	1	0	0


$$B = \bar{y}'z + yz + \bar{y}y'$$

+ Qn = Comparing Full Adder's Carry with Borrow

$$C = \bar{m}y + yz + \bar{m}z$$

$$B = \bar{m}'z + yz + \bar{m}y$$


i.e., only invert  $m$  in carry



# Code Conversion

Suppose  $28 + 98 + 15 = 141$

Input  
type  
2



	00	01	10	11	12	13	14
00	00	01	10	11	12	13	14
01	X	00	01	10	11	12	13
10	00	X	01	10	11	12	13
11	00	01	X	01	10	11	12
12	00	01	01	X	01	10	11
13	00	01	01	01	X	01	10
14	00	01	01	01	01	X	01

96  
97  
98  
99

→ some times 'Machine 2' take different type of input

→ also, 0's & 1's → we need code conversion!

excess 3 (add 3)

$$0 \rightarrow 0000 + (3)_{10} = 0011$$

$$1 \rightarrow 0100$$

$$2 \rightarrow 0101$$

	00	01	10	11	12
00	X	00	01	10	11
01	00	X	01	10	11
10	00	01	X	01	10

315  
85  
84

$45 + 92 = 4$  → 4 is 1's complement

BCD to excess 3

number	A	B	C	D	w	m	y	z
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	0
3	0	0	1	1	0	1	0	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	1	0
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0

excess 3  
(G combination  
[0, 11, 12, 13, 14, 15]  
are don't care)

$$\text{now } w = \sum (5, 6, 7, 8, 9) + \sum d (10, 11, 12, 13, 14, 15)$$

$$m = \sum (1, 2, 3, 4, 9) + \sum d (\dots)$$

$$y = \sum (0, 3, 4, 7, 8) + \sum d (\dots)$$

$$z = \sum (0, 2, 3, 6, 7, 8) + \sum d (\dots)$$

	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	$CD$
$\bar{A}\bar{B}$	0	1	2	3
$\bar{A}B$	4	1, 2	2	1
$A\bar{B}$	X <sub>12</sub>	X <sub>13</sub>	X <sub>14</sub>	X <sub>10</sub>
$AB$	2	2	X <sub>10</sub>	X <sub>10</sub>

$$w = \bar{A}C' + BD + BC$$

sharper  $\rightarrow w = A + BD + BC$

To select 3 specific rows of 'S' switch around some

	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	$CD$
$\bar{A}\bar{B}$	0	1, 1	1, 2	1
$\bar{A}B$	1	4	5	6
$A\bar{B}$	X <sub>12</sub>	X <sub>13</sub>	X <sub>14</sub>	X <sub>10</sub>
$AB$	3	1, 2	(X <sub>11</sub> )	X <sub>10</sub>

$$m = B'D + B'C + BC'D'$$

$$(E) \quad S = m_0 + m_4 + m_5 + m_6$$


$$O = (E) + 0000 = 0$$

$$1010 \leftarrow S$$

similarly  $y = CD + C'D'$

$$z = D'$$

XOR



$$\therefore \text{simplification} \rightarrow z = \bar{m}_4 + \bar{m}_5 + \bar{m}_6 + \bar{m}_7$$

$$\begin{array}{l} \overline{m_4} + \overline{m_5} + \overline{m_6} + \overline{m_7} \\ = \overline{m_4}(\overline{m_5} + \overline{m_6} + \overline{m_7}) + \overline{m_5}(\overline{m_4} + \overline{m_6} + \overline{m_7}) \\ = \overline{m_4}\overline{m_5} + \overline{m_4}\overline{m_6} + \overline{m_4}\overline{m_7} + \overline{m_5}\overline{m_6} + \overline{m_5}\overline{m_7} + \overline{m_6}\overline{m_7} \end{array}$$

$$(2, 4, 6, 8, 10, 11, 12, 13) \oplus S + (0, 1, 5, 7, 9, 11) S = 0$$

$$(\dots) \oplus S + (P, R, S, T, U) S = 0$$

$$(\dots) \oplus S + (Q, R, P, S, T) S = P$$

$$(\dots) \oplus S + (Q, R, P, S, T, U) S = S$$

~~(A ⊕ B)~~

$$\begin{aligned}
 A \oplus B \oplus C \oplus D &= (A \oplus B) \oplus (C \oplus D) \\
 &= (\bar{A}B + \bar{A}B) \oplus (C\bar{B} + \bar{C}B) \\
 &= \overline{(A\bar{B} + \bar{A}B)} * (C\bar{B} + \bar{C}B) + \overline{(C\bar{B} + \bar{C}B)} (A\bar{B} + \bar{A}B) \\
 &= (\bar{A} + B)(A + \bar{B})(C\bar{B} + \bar{C}B) \\
 &\quad + (\bar{C} + D)(C + \bar{D})(A\bar{B} + \bar{A}B) \\
 &= (\bar{A}\bar{B} + AB)(C\bar{D} + \bar{C}D) + (\bar{C}\bar{D} + CD)(AB + \bar{A}B) \\
 &= A'B'CD' + AB'C'D + ABCD' + ABC'D \\
 &\quad + AB'C'D' + A'BC'D' + AB'CD + A'BCD \\
 &= \Sigma (1, 2, 4, 7, 8, 11, 13, 14)
 \end{aligned}$$

Comparing with  $A \oplus B \oplus C = \Sigma (1, 2, 4, 7)$ ,

$\therefore$  no. of terms in  $A_1 \oplus A_2 \oplus \dots \oplus A_n = \frac{2^n}{2}$

$$\text{Also } \Sigma (1, 2, 4, 7, 8, 11, 13, 14) = 0001$$

0010

0100

0111

1000

1011

1101

1110

all have odd

no. of 1

$\therefore$  all XOR output will have odd number of one.

$\therefore$  also XNOR output will have even number of one.

and also has  $\frac{2^n}{2}$  terms.

Eg: using generate even parity generator

(odd) (even)  $\rightarrow$  odd or even

m	y	z	p	c
0	0	0	0	0
0	0	1	1	1
0	1	0	0	1
0	1	1	0	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$(\bar{A} + \bar{B} + \bar{C}) (\bar{A} + \bar{B} + C) (\bar{A} + B + \bar{C}) (\bar{A} + B + C)$

$(A' + B' + C') (A' + B' + C) (A' + B + C') (A' + B + C)$

$a_3a_2 + a_3a_1 + a_2a_1 + a_3a_1 + a_2a_1 + a_3a_1 + a_2a_1 + a_3a_1$

$a_2a_1' + a_2a_1 + a_1a_0' + a_1a_0 + a_1a_0' + a_1a_0 + a_1a_0' + a_1a_0$

Eg: Even parity checker  $\rightarrow$  no error  $\rightarrow 0$


$(P_1, P_2, P_3, P_4, P_5, P_6, P_7, P_8, P_9, P_{10}) = 0$

Input				Output	
m	y	z	p	c	
0	0	0	0	0	0
0	0	0	1	1	
0	0	0	0	1	
0	0	1	0	0	
0	1	0	0	1	all have odd no. of 1
0	1	0	1	0	
0	1	0	0	0	
0	1	1	1	1	
1	0	0	0	1	
1	0	0	1	0	
1	0	0	0	0	
1	0	1	1	1	
1	1	0	1	1	
1	1	0	0	0	
1	1	1	1	0	and odd no. of 1

$c = z \oplus y \oplus z \oplus p$

i.e. same circuit will act as both parity checker and generator

## Parity Checker circuit



Odd parity generator → make no. of 1 → odd

m	1	2	3	p
0	0	0	1	1
0	0	1	0	0
0	1	0	0	1
0	1	1	1	0

additional logic to make  $p = \overline{x_1 \oplus x_2 \oplus x_3}$

→ similarly we can make odd parity checker

$$\text{with } c = \overline{x_1 \oplus x_2 \oplus x_3} \text{ and } x_{NOR} = \overline{x_1 \oplus x_2 \oplus x_3}$$

nearest NO marks

$$\begin{aligned}
 m &= 0 \oplus m \\
 0 &= x \oplus m \\
 \overline{x \oplus m} &= \overline{x} \oplus \overline{m} \\
 \overline{x} &= \overline{x} \oplus \overline{m} \\
 \overline{\overline{x} \oplus \overline{m}} &= \overline{x} \oplus \overline{m}
 \end{aligned}$$

# COMBINATIONAL Logic

Definition of combinational circuit

- A combinational circuit consists of logic gate. The outputs of a combinational circuit depends on the present combination of inputs only.
- A combinational circuit is used for a specific information processing task which is logically specified by a set of boolean function.
- Eg. i) Adder / Subtractor       $s = n \oplus m$   
ii) Multiplexer  
iii) De-multiplexed / Decoder.

Design Procedure

- The design of a combinational circuit starts from the verbal (written) specification of the problem and ends in a logic diagram or a set of Boolean Functions from which the logic diagram can be easily obtained. We have to follow the steps given below for designing a combinational circuit.
- Identify the numbers of input and output variables.  
→ denote each of the variable with a letter symbol  
→ Obtain the truth table which defines the relationship between input and output variables.  
→ Simplify the boolean expression for each of the output variable.  
→ Draw the logic diagram.

Exclusive OR Function


- $n \oplus 0 = n$   
→  $n \oplus n = 0$   
→  $n \oplus \bar{n} = \overline{n \oplus n}$   
→  $n \oplus 1 = \bar{n}$   
→  $n \oplus \bar{n} = 1$   
→  $\bar{n} \oplus n = \overline{n \oplus n}$

## Ripple Carry Adder

Let we need to add  $A = A_1 A_2 A_3 A_4$  and  $B = B_1 B_2 B_3 B_4$


$$B = B_1 B_2 B_3 B_4$$

In sequential 4's bus A + B =  $S_1 S_2 S_3 S_4$



→ Loop continues for  $i=1,2,3,4$

→ Parallel adder also exists. Eg: Ripple Carry Adder.



### Time Consumption

→ Let one FA take  $t$  time to do its work

$$\therefore C_2 = t$$

$$C_3 = 2+t$$

$$BC_4 = 3+t$$

$$S_4 = 4+t$$

$$(n-1)t \text{ if } n \text{ bits}$$

~~Current~~  $\rightarrow C_{n+1}$  exist as 4 bit adder; can make 5 bit ans;


#### 4 bit subtractor

$$A_4 A_3 A_2 A_1 - B_4 B_3 B_2 B_1 \Leftrightarrow A - B$$

→ can be done by ~~not adding~~ adding  $\overline{A} + \overline{B} + 1$  A and 2's complement of B


→ 2's complement can be found by inverting digits and adding it by

1.



→ 4 bit subtractor

1's complement



→ i.e. same circuit can act as a adder and subtractor

→ we know that  $B \oplus 0 = B$   
and  $B \oplus 1 = \overline{B}$

$$\begin{aligned} f &= s \\ f \oplus s &= p \\ f \oplus s &= p \bar{f} \end{aligned}$$

→ so we can use XOR gate to make the inversion and carry pass

Drawback of Ripple carry Adder

→ Total delay  $\propto$  no. of bits (n)


→ Performance bad for high n

→ Carry is bottleneck, which propagates from one stage to another

Look-Ahead Carry Adder.

Look-ahead carry adder is a parallel adder which performs addition faster than full adder.

Normal Full Adder



→ Consider 4 bit parallel adder.

$$P_i = A_i \oplus B_i$$

$$C_{i+1} = G_i + P_i C_i$$

$$C_2 = C_1 +$$

$$C_2 = G_1 + P_1 C_1$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 (G_1 + P_1 C_1) \stackrel{A \text{ & } B \text{ don't affect } G_2}{=} G_2 + G_1 P_2 + P_1 P_2 C_1$$

$$C_4 = G_3 + B.P_3 C_3 \stackrel{B \text{ & } A \text{ don't affect } G_3}{=} G_3 + B.P_3 (G_2 + P_2 G_1 + P_1 P_2 C_1)$$

$$= G_3 + B.P_3 G_2 + P_3 P_2 C_1 + P_1 P_2 P_3 C_1 \quad (\text{SOP})$$

→ This way we can calculate all carry before the start, decreasing time taken for addition.

→ After initial delay, all addition can be done in parallel.

→ Time Complexity =  $O(1)$ , i.e. delay of initial step

→ Hardware complexity high for high  $n$ :  $\theta = 4^n$

→  $n$  bits of adder need  $n$  look-ahead stages and  $n$  full adders.

## Magnitude Comparison

→ gives magnitude difference between two numbers (let these be A and B)

→ Three possibilities of output

i)  $A = B$

ii)  $A > B$

iii)  $A < B$


~~→ 31~~

Eg:  $A = A_3, A_2, A_1, A_0$

~~∴ G(A) = 1~~

~~∴ A = A<sub>3</sub>, A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>~~

~~B = B<sub>3</sub>, B<sub>2</sub>, B<sub>1</sub>, B<sub>0</sub>~~



with following 31 P observations

I) equality

~~→ check  $B_3$  and  $A_3$~~


~~if  $B_3 = A_3$ , check  $A_2, B_2$~~

~~if  $A_2 \neq B_2$ , check  $A_1, B_1$~~

~~if  $A_1 \neq B_1$ , check  $A_0, B_0$~~

~~if  $A_0 = B_0$   $\rightarrow A = B$~~

? To check equality, we use XNOR



?  $A = B$  only if  $A_3 \oplus B_3, A_2 \oplus B_2, A_1 \oplus B_1, A_0 \oplus B_0$  is 1

→ all four XNOR gates are fed to four input AND gates, this will give 1 only if All Digits are same.

II)  $A > B$  check or  $A < B$  if  $A_i = B_i$  then  $A > B$  if  $A_i < B_i$  then  $B > A$


→ check  $A_3, B_3$

↳ if  $A_3 = B_3$ , check  $A_2, B_2$

↳ if

→ Q.D. and S logic

→ There will be a case when  $A_i \neq B_i$ , then  $A_i > B_i$  or  $A_i < B_i$ .



$$(A > B) = \underbrace{A_3 \cdot B_3'}_{\text{first term}} + \underbrace{m_3 A_2 B_2'}_{\text{second term}} + \underbrace{m_3 m_2 A_1 B_1'}_{\text{third term}} + \underbrace{m_3 m_2 m_1 A_0 B_0'}_{\text{fourth term}}$$

will be 1  
if any  $A_i > B_i$  where  $m_i = A_i B_i + A_i' B_i'$  → XNOR gate gives 1 if  $A_i = B_i$

Similarly,

$$(A < B) = A_3' B_3 + m_3 A_2' B_2 + m_3 m_2 A_1' B_1 + m_3 m_2 m_1 A_0' B_0$$


↑

will be 1

if any  $A_i < B_i$

~~also XNOR, AND, OR gate required.~~

Multiplexer



S1		S0		f	
0	1	0	1	0	1
0	0	X	X	0	0
1	X	X	X	1	0
0	X	0	X	0	1
1	X	X	1	0	1
generally		$n = 2^m$		n = 2	
0	1	X	X	0	1
1	X	X	1	1	1

2-to-1 MUX


2 input, 1 select line, 1 output line.  $\Rightarrow A_1 \text{ and } A_0 \text{ are inputs}$   $\Rightarrow S_0 \text{ is select}$

$\bar{S}_0$	$\bar{I}_1, \bar{I}_0$	$I_1, I_0$	$\bar{I}_1, \bar{I}_0, I_1, I_0$	$I_1, I_0$
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	1	1
1	0	0	0	0
1	0	1	0	0
1	1	0	0	1
1	1	1	1	1

$$Y = \bar{S}_0 I_0 + S_0 \bar{I}_0$$

$\rightarrow 1 \text{ NOT}, 2 \text{ AND}, 1 \text{ OR}$

$S_0, I_1, I_0$	$I_1, I_0$	$Y$
0 0 0	0 0	0
0 0 1	0 1	1
0 1 0	1 0	0
0 1 1	1 1	1
1 0 0	0 0	0
1 0 1	0 1	0
1 1 0	1 0	1
1 1 1	1 1	1





4-to-1 MUX  $\Rightarrow 2^4 \text{ inputs} + 2^1 \text{ select} + 2^1 \text{ enable} + 2^1 \text{ enable} = (8)A$

$S_1$	$S_0$	$I_3$	$I_2$	$I_1$	$I_0$	$Y$
0	0	x	x	x	0	0
0	0	x	x	x	1	1
0	1	x	x	0	x	0
0	1	x	x	1	x	1
1	0	x	0	x	x	0
1	0	x	1	x	x	1
1	1	0	x	x	x	0
1	1	1	x	x	x	1

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$


$\Rightarrow$  (3 input)  $i$   $\times$  4 input OR  
 $\Rightarrow 2 \text{ NOT}, 4 \text{ AND}, 3 \text{ OR}$






similarly we can make 8-to-2 MUX to make 4-to-1 mux

$S_{82}$	$S_1$	$S_0$	$Y$
0	0	0	$I_0$
0	0	1	$I_1$
0	1	0	$I_2$
0	1	1	$I_3$
1	0	0	$I_4$
1	0	1	$I_5$
1	1	0	$I_6$
1	1	1	$I_7$



Forming logic function using MUX, n variable  $2^n$ -to-1 MUX

Eg: Full Adder Sum




$\rightarrow$  if  $A, B, C = 0, 0, 0$ ,  $I_0$  will be selected

hence  $I_0$  should be output of f corresponding to  $(0, 0, 0)$

$n$ -variable,  $2^{n+1} - 1 = 2^n \cdot 2 - 1$  MUX when  $n = 3$

$$\text{Ex: } f(A, B, C) = \Sigma(1, 2, 4, 7) \text{ (full adder)}$$



sum & cout value of term L-adj. terms

	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>
A	0	1	2	3
A	4	5	6	7


implementable

L-adj-2

	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>
A	0	1	2	3
A	4	3	6	7


	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>
A	0	1	A	A-bar
A	4	3	6	7

$\uparrow$   
 $A \times P$



	0	1	2	3
2	0	0	0	1
3	1	0	0	0
4	0	1	0	0
5	1	1	1	0
6	C	0	1	1
7	1	0	1	1
8	0	1	1	1
9	1	1	1	1

can be interchanged as there is  
significant overlap in L-adj-2



\* 42 \* is not  $101010$ , but  $010101$ , we have to show magnitude form  
for positive number.


\* 43 \* POS for is not  $\Pi(0,1)$ , but is  $(-).(-).(-)$

\* 44 \* only write numbers in binary in gray, no letters or decimal numbers,  
six might get marks 😊

\* 45 \* Shannon's Decomposition Theorem, and expression of any function using MUX

$$f(n_1, n_2, \dots, n_m) = \bar{n}_1 f(0, n_2, n_3, \dots, n_m) + n_1 f(1, n_2, \dots, n_m)$$

$$= \bar{n}_1 f_1^0 + n_1 f_1^1$$




$$\text{Eg: } f = A'B + BC + AC'$$


$$\begin{aligned} f(A, B, C) &= A'B + BC + AC' \\ &= A'f(0, B, C) + A f(1, B, C) \\ &= A'(B+C) + A(BC+C') \\ &= A'(B) + A(B+C') \end{aligned}$$

$$\text{now, } B+C = B'(C') + B(C+C') \quad (\text{by Shannon's Theorem})$$


$$= B'C' + B$$




# Demultiplexer





general use case




1-to-2 line demux



Input	Output		
$I$	$S_0$	$D_1$	$D_0$
0	0	0	0
0	1	0	0
1	0	0	1
1	1	1	0



1-to-4 line demuxer with  $s_1$  &  $s_0$  gives ~~the~~ the pattern  $D$



$$D_0 = \bar{s}_1 \bar{s}_0 I$$

$$D_1 = \bar{s}_1 s_0 I$$

$$D_2 = s_1 \bar{s}_0 I$$

$$D_3 = s_1 s_0 I$$

- 2 not, 4 three input and


$$s_1 s_0 = 00 \rightarrow D_0$$

$$s_1 s_0 = 01 \rightarrow D_1$$

$$s_1 s_0 = 10 \rightarrow D_2$$

$$s_1 s_0 = 11 \rightarrow D_3$$

Decoder



E	n	y	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
0	0	0	1	0	0	0
0	0	1	0	1	0	0
0	1	0	0	0	1	0
0	1	1	0	0	0	1
1	x	x	0	0	0	0

$$D_0 = \bar{n}' \bar{y}'$$

$$D_1 = \bar{n}' y'$$

$$D_2 = n' \bar{y}'$$

$$D_3 = n y'$$


don't care don't care



# 4-to-16 line decoder using 2-to-4 line decoder

Input:  $w, m, y, z$

Output:  $D_0, D_1, \dots, D_{15}$



→ we observe that


$$D_0 = m'y'$$

$$D_1 = m'y$$

$$D_2 = my'$$

$$D_3 = my$$


mintemps



$w$	$m$	$y$	$z$	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$	$D_8$	$D_9$	$D_{10}$	$D_{11}$	$D_{12}$	$D_{13}$	$D_{14}$	$D_{15}$
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	
0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	
0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	
0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	
0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	
0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	
1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	
1	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	
1	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	
1	0	1	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	
1	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	
1	1	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	
1	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	
1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	

Full Adder using Decoder.

$$S = \Sigma (1, 2, 4, 7) \quad , \quad C = \Sigma (3, 5, 6, 7)$$



4 to 2 line Priority Encoder *inverse of decoder*

$D_3$	$D_2$	$D_1$	$D_0$	$y_1, y_0$	any value (either 0 or 1)
0	0	0	0	X X	
0	0	0	1	0 0	
0	0	1	X	0 1	
0	1	X	X	1 0	
1	X	X	0	X 1	
1	0	X	X	0 1	
1	1	0	0	1 0	

Priority:  $D_i > D_j$   
 $(i > j)$

Solving  $y_1$

$D_3, D_2$	$D_1, D_0$ when $y_1 = 1$
00	11
01	11
11	11

$$y_1 = D_2 + D_3$$


Solving Y<sub>0</sub>

		D <sub>3</sub> D <sub>2</sub>		Y <sub>0</sub>	
		00	01	11	10
D <sub>3</sub>	0	0	1	1	0
D <sub>2</sub>	1	0	0	1	1
Y <sub>0</sub>	0	1	1	1	0

$$Y_0 = D_3 + \overline{D}_2 D_1$$


## SEQUENTIAL CIRCUITS

### Feedback inverter



→ This will give and store 1, as long as we are giving this power

### S-R-Latch



→ NOR: any input 1, output 0

S	R	Q	$\bar{Q}$
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0
0	0	1	1

Consider initial output 00  
then every output  
cascade to next one  
so consider  
initial output 00  
error  
(continues to give error)

∴ if Q and  $\bar{Q}$  comes to be same, output will continue to oscillate between 00 and 11, giving error

→ To avoid this, we make speed of gate different, both will not have same output, this is called race condition.  
 → also, we avoid putting 11 in S-R Latch


~~S-R Latch~~  
 → also QD just copies previous output

Set condition :  $S=1, R=0$ ;  $Q=1, \bar{Q}=0$   
 Reset condition :  $S=0, R=1$ ;  $Q=0, \bar{Q}=1$

Copy :  $S=0, R=0$

Invalid :  $S=1, R=1$

### S-R Latch NAND




$\bar{S}$	$\bar{R}$	$Q$	$\bar{Q}$
1	0	1	0
0	1	0	1
0	0	1	0
1	1	X	X

→ Set  
 → Reset  
 → Copy  
 → Invalid

$L = 90^\circ, I = 84, g_{os} = 1000$

### S-R-Flip Flop




**Clock Signal:**

- clock = 0 → no S and R will be fed to S-R Latch
- clock = 1 → S and R fed to Latch

<u>Present</u> $Q(t)$	$S$	$R$	<u>Output</u> $Q(t+1)$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	ineterminate
1	0	0	1
1	0	1	0
1	1	0	1
			indeterminate

Set:  $S=1, R=0, CP=1$   
Clear:  $S=0, R=1, CP=1$

### Symbolic Diagram



also		SR	00	01	11	10
1	1				1	1
1	1				1	1

$$Q(t+1) = Q(t)R' + S'R$$


initial state at first set the R & S on 0, Q=0  
 if S & R different after 1st it has a change in state.

Initial state of Q is 0  
 If S & R both 0 or 1 then Q remains 0 or 1 respectively.


SR	QCB	00	01	11	10
0				X	1
1	1			X	1

$$QCB = S + QCB \cdot R'$$

### S-R-Flip Flop [NAND]



### D flip flop



$$\begin{aligned} \text{if } D = 0 &\rightarrow \bar{S} = \bar{R} = 0 \\ D = 1 &\rightarrow \bar{R} \leftarrow D = 0 \end{aligned}$$


$$\rightarrow CK = 0 \rightarrow \bar{S} = \bar{R} = 0 \rightarrow \text{no change}$$

$$\rightarrow CK = 1 \rightarrow D = 1 \rightarrow \bar{S} = 0, \bar{R} = 1 \rightarrow \text{set}$$

$$\rightarrow D = 0 \rightarrow \bar{S} = 0, \bar{R} = 0 \rightarrow \text{clear state}$$

$$\bar{R} = 1$$

## J-K Flip Flop



→ This avoids the non-stable output when  $J=K=1$   
(just flips the output)

$$\text{Eg. } Q=1, \bar{Q}=0, J=1, K=1, CK=1$$

output  $Q=0, \bar{Q}=1$  (it only changes during rising edge)

$$\text{Eg: } Q=0, \bar{Q}=1, J=K=CK=1$$

output  $Q=1, \bar{Q}=0$  (it only changes during falling edge)

### Characteristic Table

$Q(t)$	$J$	$K$	$Q(t+1)$
0	0	0	0 (Set condition)
0	0	1	0 (Reset condition)
0	1	0	1
0	1	1	1 (Set condition)
1	0	0	0 (Reset condition)
1	0	1	0
1	1	0	1

$JK$

$Q(t)$

00	01	11	10
0	1	1	1
1	1	1	1

→ When  $S=1, R=0 \rightarrow \text{Set condition}$

$$J=1, K=0, Q=1$$


→ When  $S=0, R=0, Q=0 \rightarrow \text{Reset condition}$

$$J=0, K=1, Q=0$$

→ From K-Map:  $Q(t+1) = Q(t)J + \bar{Q}(t)K'$

→ suppose  $J=K=1$   
 → if we input in time  $t$  and get output in time  $t_1$ ,  
 $\therefore t_1 - t = \text{propagation delay [PD]}$

→ if propagation delay of circuit is less than clock pulse time period. Pulse time period



→ we may get multiple change within a single clock pulse. This is called "race-in condition".


→ This can be avoided by using a clock with

a) clock Time period  $\leq$  Propagation delay  
 (Note wise way)

b) use master-slave flip-flop or edge-triggered flip-flop

### SR Master-Slave Flip-flop

→ uses two flip flops, one is master, and other is slave



→ This solves the race-in condition

end result

→ auto output change only if  $\bar{Ck} = 0$

### Timing diagram

$Ck$

$S$


$Y$

$Q$


initial :  $q = Q = 0$

→ This is a negative edge-triggered flip flop

### J-K Flip Flop using only NAND




### J-K Master Slave using NAND





# Edge-Triggered D Flip Flop

CP :



edge-triggered



consider last latch.

→ if  $S=R=1 \rightarrow$  no change in  $Q$  state

→ if  $S=0, R=1 \rightarrow Q=1 \rightarrow$  set state

→ if  $S=1, R=0 \rightarrow Q=0 \rightarrow$  clear state

now consider first two latches

→ if  $CP=0, D=\underline{\underline{0}}, S=R=1$

Setup time: initial time where D needs to be constant.  
 Therefore application of start

setup time = propagation delay of signal from gate 4 to

gate 3.

→ assume D doesn't change during setup time,  $D=0$ ,  $CP=1$

→  $D=0$ ,  $CP=1 \rightarrow S=0$ ,  $R=0 \rightarrow Q=0$  / set

Hold time = time where D should be held after application of  
 clock pulse.

= Propagation delay of Gate 3, as it ensures R  
 change after change of S.

→  $CP=1, D=1 \rightarrow S=0, R=1 \rightarrow Q=1 \rightarrow$  clear, M


→ assume initial  $S=R=1$  as it makes no change, and  $CP=0$  between

two  $CP=1$

### Design of Sequential Circuit


Q) Design a circuit to detect 3 or more consecutive 1's in

a series bit stream.



$$X = 01101111010111$$

$$Z = 00000011000001$$



## State Table

present state	next state $X=0 \rightarrow 1$	output $X=0 \rightarrow 1$
A	B	0 → 0
B	C	0 → 0
C	D	0 → 1
D	A	0 → 1


Mealy and Moore FSM

$$\delta: \Sigma \times S$$

Mealy  $\Rightarrow$   $\omega: S \times \Sigma \rightarrow \Gamma$


Moore  $\Rightarrow$   $\omega: S \rightarrow \Gamma$

Mealy



→ output depends on present input and present state

Moore



Eg 2 Design a serial parity generator.

Input:


0 0 1 1 1 0 1 0 0 1

Output:

0 0 1 0 1 1 0 0 0 1

even  
odd (0 even)  
(1 odd)  
(0 even, 1 odd)


state diagram



state table

present state	in next step		output	
	$x=0$	$x=1$	$x=0$	$x=1$
Even	Even	Odd	0	1
Odd	Odd	Even	1	0

Representation of a Sequential logic circuit



$$\sum e^2 + \Gamma_2^m$$

optimal state sequence


$$PS = y_1 y_2 \dots y_n$$

$$NS = Y_1, Y_2, \dots, Y_n$$

Eg 2 Sequence Detector (Detect 0110)

$$\rightarrow X = \underbrace{001100}_{000010} \underbrace{100}_{000000} \underbrace{11}_{100} \underbrace{0}_{10010}$$

State Diagram



State Table Minimisation

$$W(S_i, x) = \bigcup_{j \in S_i} W(S_j, x)$$

$$S(S_i, x) = S(S_j, x)$$

$$S_i = S_j$$

## Implication Table

Eg. 1

PS	IP = 0		IP = 1	
	NS	OP	NS	OP
a	2	0	b	0
b	c	0	d	0
c	2	0	d	0
d	e	0	f	1
e	2	0	F	1
f	2	0	f	1
g	2	0	f	1

b	a-c b-d	c			
c		b-d	c-g		
d	x	x	x	0	
e	x	x	x	e-a	
f	x	x	x	e-g f-g	g-e
g	x	x	x	e-x f-x	g-x

Ans of minimization.  
 → state e and g are same  
 or e = g  
 → f = d.

Forward Implict Table.

- I) (making table)
- don't write same implication  
 $\text{Eg. } a \rightarrow a, b \rightarrow b, \text{ etc.}$
  - If any 2 output different, put cross
  - Implications ( $a \rightarrow c$ ) have no order  
 $\text{Eg. } a \rightarrow c = c \rightarrow a$
  - If all implication on square is same.  
 $\text{Eg. } a \rightarrow a \text{ & } e \rightarrow e, \text{ put } \checkmark, \text{ they are equivalent}$

PS	IP = 0		IP = 1	
	NS	OP	NS	OP
a	2	0	b	0
b	c	0	d	0
c	2	0	d	0
d	e	0	f	1
e	2	0	f	1
f	e	0	f	1
g	e	0	f	1

- III) (checking Table)
- check every not X box with its implied box, if implied box is X, the box is also X

→ there are two square

→  $d = f$

→  $e = g$

which are not ~~equal~~ (i.e. they have no difference)

∴  $d \equiv f$  and  $e \equiv g$

and hence state diagram can be adjusted to minimize states.

### Excitation Table of Flip-Flop

#### Characteristic Table

S	R	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	?



→ in case of design, we know  $Q(t)$  and  $Q(t+1)$  and we need to find S & R

<u>SR</u>	$\rightarrow$	$Q(t)$	$Q(t+1)$	S	R
		0	0	0	X
		0	1	1	0
		1	0	0	1
		1	1	X	0

### JK excitation

$Q(t)$	$Q(t+1)$	$J$	$K$
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

### D flip flop

$Q(t)$	$Q(t+1)$	$D$
0	0	0
0	1	1
1	0	0
1	1	1


### T flip flop

$Q(t)$	$Q(t+1)$	$T$
0	0	0
0	1	1
1	0	1
1	1	0


## Eg: Serial Adder

$$\text{Eg} \quad A = 1010 \quad \rightarrow \quad 1111$$

$$B = 0101$$



State diagram



State Table

PS	NS	Output

PS

NS, Output

	00	01	10	11
A	A,0	B,1	A,1	B,0
B	A,1	B,0	B,0	B,1

State Assignment Table.

$$A = 0 \quad B = 1$$


Initial state  $S_0$  to be assigned  
with word and binary state

$Y_{(PS)}$	$x_1$	$x_2$	$T$	$Y_{(NS)}$	D	$s_1, s_2$	Output (S)
0	0	0	0	0	0	0, 0	0
0	0	1	0	0	0	1, 0	0
0	1	0	0	0	0	0, 1	1
0	1	1	1	1	1	1, 0	0
1	0	0	0	0	0	1	1
1	0	1	1	1	1	0, 0	1
1	1	0	1	1	1	1, 0	0
1	1	1	1	1	1	0, 1	1

$$S = \Sigma (1, 2, 4, 7) = y \oplus x_1 \oplus x_2$$

$$D = \Sigma (3, 5, 6, 7) = x_1 x_2 + y x_2 + y x_1$$


$y$	$x_1 x_2$	00	01	11	10
0			1		
1		1	1	1	1



If we used JK Flip Flop instead of D, the excitation table would have been this:

$x$	$y$	$x_1$	$x_2$	$Y(Ns)$	$J$	$K$	$S$	$X \rightarrow \text{anything}$
0	0	0	0	0	0	$x$	0	
0	0	0	1	0	0	$x$	1	
0	1	0	0	0	0	$x$	1	
0	1	1	1	1	1	$x$	0	
1	0	0	1	0	$x$	1	1	
1	0	0	1	1	$x$	0	0	
1	1	0	1	1	$x$	0	0	
1	1	1	1	1	$x$	0	1	

Eg 2: Sequence Detector. (0110)



State Table

PS	NS, Z (Output)	
	n=0	n=1
S <sub>0</sub>	S <sub>1,0</sub>	S <sub>0,0</sub>
S <sub>1</sub>	S <sub>1,10</sub>	S <sub>2,0</sub>
S <sub>2</sub>	S <sub>1,10</sub>	S <sub>3,0</sub>
S <sub>3</sub>	S <sub>1,1</sub>	S <sub>0,0</sub>



State Assignment: S<sub>0</sub> = 00 ; S<sub>1</sub> = 01 ; S<sub>2</sub> = 10 ; S<sub>3</sub> = 11

using D Flip Flop

# Transition Tab


## Excitation Table

n	I + PS		NS		Flip Flops		Output Z
	$x_1$	$x_2$	$y_1$	$y_2$	$T_1$	$T_2$	
0	0	0	0	0	1	0	1
0	0	1	0	1	0	0	0
0	1	0	0	1	1	1	0
0	1	1	0	1	1	0	1
1	0	0	0	0	0	0	0
1	0	1	1	0	1	1	0
1	1	0	1	1	0	1	0
1	1	1	1	0	0	1	0



$$T_1 = m'y_1 + m'y_2 \quad T_2 = m'y_2 + m'y_1 + m'y_2$$

for  $y_1 = 1$



if we use JK Flip Flop instead of T Flip Flop

$m$	$y_1, y_2$	$Y_1, Y_2$	$J_1, K_1$	$J_2$	$K_2$	$Z$
0	0 0	0 1	0 X	X 1	X	0
0	0 1	0 1	0 X	X X	0	0
0	1 0	0 1	X 1	1 1	X	0
0	1 1	0 1	X 1	1 X	0	1
1	0 0	0 0	0 0	X 0	0 X	0
1	0 1	1 0	1 X	X X	1 0	0
1	1 0	1 1	X 0	0 1	X 1	0
1	1 1	0 0	X 1	1 X	1 1	0

$m$	$y_1, y_2$	00	01	11	10
0			X	X	
1		1	X	X	X

$$J_1 = \bar{m} y_2$$

$m$	$y_1, y_2$	00	01	11	10
0		X	X	1	1
1		X	X	1	1

$$J_2 = \bar{m}' + y_2$$



$m$	$y_1, y_2$	00	01	11	10
0		1	X	X	1
1		X	X	1	1

$$K_2 = \bar{m}' + y_1$$


$m$	$y_1, y_2$	00	01	11	10
0		X		X	
1		X	1	1	X

$$K_2 = X$$

## Circuit




0	0	X	0	0	0	0	0	0	1	0
0	0	X	1	1	X	1	0	1	1	0
0	0	X	0	1	X	0	1	0	0	1
0	0	X	1	0	X	1	0	1	1	0
0	0	X	0	1	X	0	1	1	0	1
0	0	X	1	1	X	1	1	0	1	1
0	0	X	0	0	X	0	0	0	0	0
0	0	X	1	0	X	1	0	0	1	0
0	0	X	0	1	X	0	1	0	0	1
0	0	X	1	1	X	1	1	1	0	1
0	0	X	0	0	X	0	0	0	0	0



# Resistor Design


## 3 bit PIPo Resistor Using D flip flop




→ when  $CLR = \frac{1}{0}$ , flip flops resets.

## Addition of Load in PIPo


### Gated approach




### Multiplexer approach




Addition of enable input



Basic PIPo symbol




Bus based Architecture



→ Enabler acts as switch.

Shift Dice Resistor (SISO) (Right shift Resistor)




Eg initially

Data = 01011		Q <sub>1</sub>   Q <sub>2</sub>   Q <sub>3</sub>		
		first clk	Q <sub>1</sub> - 0   0	Q <sub>2</sub> - 0   0
		second clk	1   0   0	
		third clk	1   1   0	
		4 <sup>th</sup> CLK	0   1   1	


→ adds delay by 1

Sample Timing Diagram (Initial Q<sub>1</sub>Q<sub>2</sub>Q<sub>3</sub>Q<sub>4</sub> = 0101)  
(+ve edge trigger Flip Flop)



## Ring Counter

→ SCSO, Shift L



→ generally initialize  $\oplus$  with single 1  $\ominus$  and all FF's 0

Eg: initial

1<sup>st</sup> CLK

2<sup>nd</sup> CLK


3<sup>rd</sup> CLK

	$Q_1$	$Q_2$	$Q_3$
	1	0	0
1 <sup>st</sup> CLK	0	1	0
2 <sup>nd</sup> CLK	0	0	1
3 <sup>rd</sup> CLK	1	0	0

and repeat

## Johnson Counter

Initial condition:  $0000 = Q_1 Q_2 Q_3 Q_4$




	$Q_1$	$Q_2$	$Q_3$	$Q_4$
0	0	0	0	0
1	0	0	0	0
2	1	0	0	0
3	1	1	0	0
4	1	1	1	0
5	0	1	1	0
6	0	0	1	0
7	0	0	0	0
8	0	0	0	0

(modulo  $2^4$  counter)

## Bidirectional Shift Register

Control Signal L/R → Shift register


left/right → L/R = 1 → Left shift register  
 L/R = 0 → Right shift register



## Universal Shift Register.

$S_1$	$S_0$	output
0	0	no change
0	1	right shift
1	0	left shift
1	1	parallel loading.

## LFSR



Initial condition  $1000 = Q_4 Q_3 Q_2 Q_1$

produces  $2^n - 1$  combinations.

# Counter Design

## Refill Counter Ripple Counter

Synchronous: CP applied to All FF simultaneously

Asynchronous: CP applied to only one FF

→ Counter gives output of the no. of sequence of pulse in binary form.

## Ripple Counter

using T flip flops

Eg: it will go from

1111 → 0111 → 0011 → 0001 → 0000  
↓  
intermediate steps:

→ similar to propagation method like Ripple Carry Adder.

→ Asynchronous; not all flip flop has same clock.

Eg: 4 bit ripple counter.


A	B	C	D	ABCD
0	0	0	0	1111
0	0	0	1	
0	0	1	0	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	

Obs

→ if there is change of  $1 \rightarrow 0$  in lower bit,  
there will be a change in ~~in~~ higher bits.

Using this observation: (we use the edge-triggered flip-flops)

Eg: 3 bit



initial  $Q_1, Q_2, Q_3$

$0 \quad 0 \quad 0$

$0 \quad 0 \quad 1$

$0 \quad 1 \quad 0$

$0 \quad 1 \quad 1$


$1 \quad 0 \quad 0$

$1 \quad 0 \quad 1$

After each edge  $Q_1, Q_2$  and  $Q_3$  work equally

\* flip-flop has a random value at the initial stage

Time diagram of 3-bit counter showing synchronous edge triggered flip-flops



same thing by using positive edge trigger flip flop:

→ we invert clock pulse

→ by connecting outputs  $Q_1'$ ,  $Q_2'$ ,  $Q_3'$  to next Flip Flop instead of  $Q_1$ ,  $Q_2$ ,  $Q_3$ .

### down Counter

→ count starts from 7 to 0 (opposite)

A	B	C
1	1	1
1	1	0
1	0	1
0	1	0
0	0	1
0	0	0

### Observation

→ change from 0 to 1 in LSB, → change in its higher order

→ can be done by +ve edge trigger T Flip Flop



# LATCH AND FLIP FLOP

## Definition of Sequential Circuits

→ The output of a sequential circuit depends not on the present input, but also the past history of the circuit. The circuit记住 its present state.

→ Latches and Flip Flops are the basic building block of storage device.

→ There are two types of sequential circuits

i) Synchronous

ii) Asynchronous

→ Basic idea behind storing bit



## Design of Latches

→ A Latch is a temporary storage device that has two stable states, 0 and 1

→ A Flip-Flop is a special kind of latch where a clock signal triggers the change in stored value.

→ Synchronous: All Flip Flop controlled by same clock

→ Asynchronous: Flip Flops have different timings.

→ Various Types of Flip-Flop

I) S-R (Set - Reset)

II) D (delay)

III) J - K


IV) T (toggle) Type.

→ SR, D, JK, T flip-flops are available with various edge triggered or level triggered inputs, clock, enable, clock edge trigger and clock enable.

→ SR, D, JK, T flip-flops are available with various edge triggered or level triggered inputs, clock, enable, clock edge trigger and clock enable.

## S-R Latch

- It has a pair of NOR coupled NOR or NAND gates.
- has two inputs (S and R) and two outputs ( $Q$  and  $\bar{Q}$ )
- The output can be set to 0 or 1 by applying suitable S and R values.



S	R	Q	$\bar{Q}$
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0

→ Output of NOR is 0 if any input 1, and is 1 if all input 0

(Truth Table is sequential, value of previous Q, affects present Q)

- Latch has two useful states.
  - i)  $Q=1, \bar{Q}=0$ ; set state ( $S=1, R=0$ )
  - ii)  $Q=0, \bar{Q}=1$ ; clear state ( $S=0, R=1$ )
- When  $S=1, R=1$ , we get  $Q=1, \bar{Q}=1$ , which violates the definition of latch and is an invalid state.
- When  $S=0, R=0$ , output is just copied.

→ consider, first we apply  $S=1, R=1$  to get  $Q=\bar{Q}=0$ , then we apply  $S=0, R=0$ , we get  $Q=\bar{Q}=1$ . If the speed of two gates be same, output will oscillate between  $Q=\bar{Q}=0$  and  $Q=\bar{Q}=1$ .

→ But in reality, two gates can never have same speed; In that case, we cannot predict the output. This phenomena is known as race condition.


### Race condition

→ A scenario where the final output depends on the relative speed of the gate.

→ If we apply  $S=1, R=1$  to two gates then we apply  $S=0, R=0$  output will either be  $Q=0, \bar{Q}=1$  or  $Q=1, \bar{Q}=0$ , depending about relative speed of gate.

### S-R FlipFlop

- The S-R latch can be modified by providing an additional control input which determines when the state of the circuit is to be changed.



→ When clock pulse goes 1, info. from S and R input are allowed to reach to the latch.

→ Characteristic Table of S-R Flip Flop


$Q(t)$	$S$	$R$	$Q(t+1)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	undefined.
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	undefined.

From truth table:  $Q(t+1) = S + \overline{R} Q(t)$

Set :  $S = 1, R = 0 \Rightarrow Q = CP + \Delta, Q(t+1) = 1$

Clear :  $S = 0, R = 1, CP + \Delta ; Q(t+1) = 0$

### D Flip Flop



(Will only work when  $CP = 1$ )

As long as clock pulse input is 0,  $\bar{S} = \bar{R} = 0$ . This makes sure two input of SR Latch remains 0 initially.

The D input is sampled during the occurrence of a clock pulse.


$D = 1, CP = 1; \bar{S} = 0, \bar{R} = 1; Q(t+1) = 1$ ; set

$D = 0, CP = 1; Q(t+1) = 0$ ; clear state.

characteristic B Table:

$Q(t)$	$D$	$Q(t+1)$
0	0	0
0	1	1
1	0	0
1	1	1

## J-K Flip Flop



→ This Flip Flop solves  $S=1, R=1$  problem, in case of S-R Flip Flop.

→ when  $J=1, K=1$ , Q complements; all others same as S-R

→ Characteristic Table (Initial state, everything 0)

$Q(t)$	$J$	$K$	$Q(t+1)$
0	0	0	0 (Copies $Q(t)$ )
0	0	1	0
0	1	0	1
0	1	1	1 (Inverts $Q(t)$ )
1	0	0	1 (Copys $Q(t)$ )
1	0	1	0
1	1	0	1
1	1	1	0 (Invert $Q(t)$ )

$Q(t)$	JK	00	01	11	10
0				(1)	(1)
1		(1)			(1)

$$Q(t+1) = \bar{Q}(t)J + Q\bar{K}$$

### Race in Condition


→ Due to the feed back in J-K Flip Flop if clock signal remains 1 (while  $J=K=1$ ), after the next will be complemented & one will get repeated. So a continuous transition of outputs.

→ To avoid this, clock pulse duration should be less than propagation delay of J-K Flip Flop.

→ another solution is to use master-slave or edge-triggered flip flop.

### T Flip Flop

→ The T flip-flop is a single-input version of J-K flip-flop. The T input is obtained from a JK type, if both inputs are tied together.



$T = 1$ , invert


$T = 0$ , copy



## Triggering of Flip-Flop

- The state of a Flip Flop is changed by a momentary change in the input signal. This momentary change is called a trigger.
- Clocked Flip Flops are triggered by pulses. A pulse starts from an initial value 0, goes to 1, and after a short time, returns to 0.
- If a Flip Flop changes its state at rising edge of the clock pulse, it is called a positive edge triggered flip flop.
- If Flip Flop changes its state at falling edge of clock pulse, it is negative edge triggered Flip Flop.

## Edge Trigger D Flip Flop



- In this type of Flip Flop, the output transition occurs at a specific level of the clock pulse. When the pulse input level exceeds this threshold level, the inputs are locked and Flip Flop is unresponsive to further changes in input, until clock returns to 0 and another pulse occurs.

→ when

- $S=0, R=0 \rightarrow \text{com}$
- $S=1, R=0 \rightarrow \bar{Q}=1; \text{set}$
- $S=0, R=1 \rightarrow Q=0; \text{clear}$

(S and R gets determined by D)

CP	D	S	R
0	0	1	1
0	1	1	1
1	0	1	0
1	1	0	1 (Initial SR=11)

(Change only when  $CP=1$ , otherwise output  $SR \neq 11$ )

(when  $CP=1$ ,  $S=D$ ,  $R=D$ )

→ There is a definite time, called setup time, in which  $D$  must be kept constant, prior to the application of pulse

→  $\Rightarrow$  setup time = propagation delay for signal from gate 4 to gate 1 for  $D=1$  & output up to

→ Assume that  $D$  does not change during setup time

and  $CP$  becomes 1.  $D=0$ ,  $CP=1$ ;  $S=1$ ,  $R=0$ ,  $Q=0$

→ if now while  $CP=1$ ,  $D$  changes, the output of gate 4 changes will remain 1 (even if  $D$  goes to 1)

→ There is a definite time, called the hold time, that the  $D$  should not change after application of pulse. → Hold time = propagation delay of Gate 3 output to gate 4, and that will set gate 4 back to 0 again. → it must ensure that  $R$  becomes 0 in order to maintain output of gate 4 at 1, regardless of  $D$ .

## DESIGN OF SYNCHRONOUS SEQUENTIAL CIRCUITS

- In case of sequential circuits, the outputs depends not only on the present inputs but also on the internal states of the circuit.
- The internal states also changes with time.
- The number of states of a circuit is finite, and hence a sequential circuit is also called a Finite State Machine (FSM).
- FSM can be represented in either state table or state diagram.

### Mealy and Moore FSM

- Formal Definition of FSM: A deterministic FSM can be mathematically defined as  $\approx 6$  Tuples  $(Z, \Gamma, S, s_0, \delta, \omega)$  where  $Z \Rightarrow$  set of input combination →  $\Gamma \Rightarrow$  set of output combination  $\Rightarrow S \Rightarrow$  finite set of states  $\Rightarrow s_0 \in S \Rightarrow$  initial state  $\Rightarrow \delta \Rightarrow$  state transition function (it gives the next state) for every combination of present state and inputs  $\Rightarrow \omega \Rightarrow$  output function.

→ Functionality: The combination of all the present inputs determine the present state and present inputs determine the next state (NS).

### Mealy Machine

- $w: S \times Z \rightarrow \Gamma$   $\Rightarrow$  state leading to output due to inputs  $\Rightarrow$  present state and inputs of transition  $\Rightarrow$  output depends on Present state and inputs.

### Moore Machine

$$w: S \rightarrow \Gamma$$

→ output depends on present state.

# Design of Synchronous Sequential Circuit

- i) Form a description of the problem, obtain state table and state diagram.
- ii) Check whether the table contains any redundant states, if so, remove them.
- iii) Select a state assignment and determine Type of Flip Flop.
- iv) Derive transition and output tables.
- v) Derive the excitation table and obtain excitation and output function.
- vi) Minimize the function and get the circuit diagram.

## Construction of State diagram / Tables from specification

- A state diagram specifies the different states of a FSM, the condition under which state change occur, and the corresponding output.
- States are denoted as circles, labelled with unique symbols.
- Transitions are represented as directed arrows between pairs of states.
- Each transition is labelled by  $\alpha/\beta$ , where  $\alpha$  denotes input combination and  $\beta$  denotes output combination.
- A state table is an alternative way of representing state diagram.
- For each value of present state, it specifies next state and output for every input combination.

## State Table minimization

### → Basic Concepts

- Identify equivalent states and merge them into single state.
- Can lead to more compact representation.

### → State Equivalence

- Two states  $S_i$  and  $S_j$  are said to be equivalent iff for every single input sequence  $X$ , the outputs are same and next states are equivalent.

$$w(S_i, X) = w(S_j, X)$$

$$\delta(S_i, X) = \delta(S_j, X)$$

Steps for minimization using Implication Table

1) Construct an implication table that contains a square for every pair of states

2) Compare each pair of rows in the state table, if the output associated with state  $S_i$  and  $S_j$  are different (for every input any input), place 'X' in square  $S_i - S_j$  to indicate  $S_i$  and  $S_j$  are not equivalent.

→ If outputs are same, place the implied pair in the square  $S_i - S_j$  (if the next state of  $S_i$  and  $S_j$  are  $m$  and  $n$  respectively for some input  $X$ , then  $m - n$  is an implied pair for  $S_i - S_j$ )

3) Go through table square-by-square, if square  $S_i - S_j$  contains implied pair  $m - n$  and square  $m - n$  contains 'X', then  $S_i - S_j$  are not equivalent, place X in that square.

4) repeat step 3 until no more 'X' can be added.

5) For each square  $S_i - S_j$  that doesn't contain 'X', the  $S_i - S_j$  states are equivalent

## Mod- $M$ counter

Mode: 000, 001, 010, 011, 100, 101

→ if we use 4 flip flops, we get mode 16 counter

→ so for mod-8, we take 3 flip flops


→ first we make a ripple counter of  $\lceil \log_2 M \rceil$  stages. Here for mod-8, it will be 3 stages.

→ we go from 000, 001, ...,  $M-1$ , then give signal to CLR of all flip flop to return to 000.

### Eg Mod 6

$$\rightarrow \lceil \log_2 6 \rceil = 3$$

→ counting sequence: 000, 001, 010, 011, 100, 101, 000,



mod 8 ripple counter


→ 3 stages are enough to complete one cycle.

→ first we take 3 stages. Then we can add more stages if required.


→ if we want to add more stages, we can add more flip flops.

→ for example, if we want to add one more stage, we can add one more flip flop.

Eg:  $0 \rightarrow 999$   
and we have decade counter ( $0 \rightarrow 9$ )



so for  $0 - 999 \rightarrow (10 \times 10 \times 10)$



→ Ripple counter is asynchronous as only one FF connected to CLK

### Lockout

Eg: Mod. 5: 000 001 010 011 100

→ end 101, 110, 111 are unused.

→ if counter goes to any unused state (due to noise)  
counter will not know the next step, so the counter  
might cycle between unused states. This is called  
lockout.



Synchronous Counter will never reset,  
 Eg.: Mod 5 (using J-K)

↳ goes to 000, if enable  
 goes to unused state

Counter Sequence S	$Q_2$	$Q_1$	$Q_0$	$J_2$	$K_2$	$J_1$	$K_1$	$J_0$	$K_0$
0	0	0	0	0	X	0	X	1	X
1	0	0	1	0	X	1	*	X	1
2	0	1	0	0	X	X	0	1	X
3	0	1	1	1	X	X	1	X	1
4	1	0	0	0	X	1	0	X	X
US8	1	0	1	X	1	0	X	X	1
US	1	0	1	*	X	1	X	0	X
US	1	1	0	*	X	1	X	1	X
US5	1	1	0	*	X	1	X	1	X

$Q_2 Q_0$	00	01	11	10
$J_2$	0	0	1	0
	1	X	X	*

$Q_2 Q_0$	00	01	11	10
$K_2$	0	0	X	X
	1	1	1	1

$$J_2 = Q_1 Q_0 \quad k_2 = 1$$

$Q_2 Q_0$	00	01	11	10
$J_1$	0	0	1	0
	1	X	X	X

$Q_2 Q_0$	00	01	11	10
$K_1$	0	0	1	0
	1	X	X	1

$$J_1 = Q_2' Q_0$$


$$K_1 = Q_0 + Q_2 = Q_0' Q_2'$$

$Q_2 Q_0$	00	01	11	10
$J_0$	0	0	1	1
	1	X	X	X

$$J_0 = \bar{Q}_2$$

$Q_2 Q_0$	00	01	11	10
$K_0$	0	0	1	1
	1	X	X	X

$$\therefore K_0 = 1$$



A Master-D-Slave flip-flop changes its state only when the clock pulse goes high.  
In contrast, a Master-Slave D flip-flop changes its state only when the clock pulse goes low.

Master-Slave D flip-flop  
consists of two flip-flops, one called master and the other slave. The master flip-flop receives the input signal and generates a clock signal for the slave flip-flop.

I	S	A	Q
1	1	1	1
1	1	0	0
0	1	0	0




Master-Slave D flip-flop is used in digital systems.

# IC Digital Logic Families

## Fan out

Specifies the number of standard loads that the output of the gate can drive without hampering its normal operation.

Eg



→ as signal gets divided, after a threshold no.,  
the gates will receive very less power to actually work. That threshold is fan out.

## Power Dissipation

The power consumed by a gate

## Propagation Delay

The average transition period for the signal to propagate from input to output, when the signal changes its value. It's value.

Eg




	A	B	Y
$t_1$	1	1	1
$t_1 + \delta$	0	1	1
$t_2$	0	1	0

$$\text{propagation delay} = t_2 - t_1$$


## Noise Margin

The limit of a noise voltage which may be present without hampering the proper operation of the circuit.


## Diode



(assume silicon semiconductor)  
(threshold  $V = 0.6 \text{ V}$ )  
(for germanium,  $V_{th} = 0.3 \text{ V}$ )




∴ it can be used as switch.



## OR gate Diode

0 V → off → 0 ( $0 - 0.6 \text{ V}$ ) (assuming Si)


~~more than~~  
1.5 V → logic 1. ( $\text{more than } 0.6\text{V}$ )



## NAND gate Diode


$$(\overline{A \cdot B} = \overline{A} + \overline{B})$$

( $\overline{A} \rightarrow$  reverse diode  
 $\rightarrow$  add  $\rightarrow 5\text{V}$  in end)



If A becomes ground ( $A=0$ ), current flows through A.

(almost 0 res), making  $V_{out} = 0.1$



→ if  $A, B = 5V$ , no current flow through diode,

→ making  $V_{BE} = \frac{5}{2+1} = 2.5V \rightarrow 0$


### Transistor

→ have 3 phase.

→ cut-off ( $C \log(0)$ )

→ active ( $C \log(1)$ ) → (not used, used as amp)

→ saturation ( $C \log(4)$ )



→ depending on  $I_B$ , transistor goes to cutoff or saturation

Cutoff:  $V_{BE} < 0.6$

(from q1)  $V_{CE} \Rightarrow$  open ( $\infty V$ )

Saturation:  $I_B = I_C = 0$

Active:  $V_{BE} \rightarrow 0.6 - 0.7 V$

(from q1)  $V_{CE} \rightarrow 0.8 V$

$$I_C = h_{FE} I_B$$

DC current gain. (Transistor parameter)

Saturation:  $V_{BE} \approx 0.7 - 0.8 V$

$$V_{CE} = 0.2 V$$

Active:  $I_B \approx \frac{I_C}{h_{FE}}$


→ Transistor is called a current controlled device.  
(we control it by  $I_B$ )

## Resistor Transistor Logic (RTL)

→ basic gate: NOR gate

→ Logic 0 : 0.2 V

→ Logic 1 : ~~1.276 V~~ 1 = ~~2.76~~ 3.6 V



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

→ if  $A = 3.6, B = 0$  ;  $T_1 \rightarrow$  saturation  $\rightarrow Y = 0$   
 $(T_{ap\ open})$

$A = 0, B = 3.6, T_2 \rightarrow$  saturation  $\rightarrow Y = 0$

$A = 3.6, B = 3.6, T_1, T_2 \rightarrow$  saturation  $\rightarrow Y = 0$

→  $A = 0, B = 0 \rightarrow T_1, T_2 \rightarrow$  cut off  $\rightarrow Y = 1$   
 $(T_{ap\ off})$

→ if any of  $A, B = 3.6, V_{CE} = 0.2$ , making

$$Y = \frac{3.6 - 0.2}{640} \cdot 0.2 \rightarrow 0$$

→ if both  $A, B = 0$ , cut off  $V_{CE} = \infty$


$$Y = 3.6 V \rightarrow 1$$

Fan out = 5

Power Dissipation: 12 mW

Propagation Delay: 2.5 ns

→ when  $\gamma = 0$ , we can connect as many load as possible (as Fan out)




→ When  $\gamma = 1$ , as we keep increasing load, Voltage for load decreases, when it become less than 0.2, it hampers the output, hence  $\gamma = 1$  is limiting factor for fan out.

(more load, more current, V decrease, after limit  $\gamma$  changes)

T	0	0
	1	0
	1	1
	0	1

# Diode Transistor Logic (DTL)




0 - 0.2 V : Low level Logic

4 - 5 V : High Level Logic

Basic Gate: NAND Gate

A	B	Y	$\rightarrow$ if $A = 0.2V, B = 5V$
0	0	1	$V_P = 0.5V, V_A = 0.2V$
0	1	1	$\therefore V_{PA} =$
1	0	1	$\rightarrow D_A$ will conduct
1	1	0	<u>hence</u>



$$\therefore V_p = 0.9 \text{ V}$$


$\rightarrow$  To run  $Q_1$ , we need min.  $V_p = 1.8 \text{ V}$

as we need  $0.6 \times 2 \text{ V}$  for  $D_1$  and  $D_2$  and more  $0.6 \text{ V}$  for  $Q_1$  to run.

$\rightarrow$  but  $V_p = 0.9 \text{ V}$ , so  $Y$  will remain at logic 1

II) if  $A = 5 \text{ V}$ ,  $B = 5 \text{ V}$

$\rightarrow D_A$  and  $D_B$  will not conduct.




$$\therefore V_p = 5 \text{ V} > 1.8 \text{ V}$$

$\therefore Q_1$  will be active;  $Y = 0$

II) if  $A = B = 5V$

$\therefore D_A$  and  $D_B$  will not flow



$$\therefore I_B = I_1 - I_2 \quad (\text{Transistor saturation})$$

$$\therefore V_{CE} = 0.2V$$

$$\therefore V_{ES} - V_{CE} = V_D \approx 0.2V$$

as both diodes D<sub>1</sub> and D<sub>2</sub> and Q<sub>1</sub> are flowing,

$$\text{Voltage Drop} = 0.7 \times 3 = 2.1V$$

$$\therefore V_{P_A} = 2.1V + 2.9V = 5V$$

$$V_{D_A} = 2.1 - 5 = -2.9V = V_{P_B}$$

and hence D<sub>A</sub> and D<sub>B</sub> are reverse biased

and also  $Y = 0$


$$V_{out} = 8.6V$$

$$\text{Power} = 12 \text{ mW}$$

$$\text{Propagation Delay} = 30 \text{ ns}$$

## Limiting Fan out

Let Load be




when  $\gamma = 1$ , PD between load diode is ~~not~~ not flowing

when  $\gamma = 0$ , current flowing to DTL, hence ~~Q1~~ will increase

as  $I_B h_{FE} \geq I_C$  for saturation

as  $I_C \uparrow$ , after some load, transistor come out of saturation, hampering DTL

## Alternative circuit to increase fan out



in the saturation case, base current is limited by  $R_2$   
 $\rightarrow$  when  $Q_1$  is saturated,  $Q_2$  is active

$$Q_2 \text{ active}, I_E = I_B + I_C$$

$$I_E = h_{FE2} I_B ; I_B \text{ can be increased}$$

$\rightarrow$  hence  $I_E$  can be increased, which is  $I_B$  for  $Q_1$

$$\therefore \text{for } Q_1 : I_B h_{FE} \geq I_C$$

and  $Q_2$  saturation can be maintained.  $I_E$  can be increased using  $Q_2$ .  $I_E$  will increase due to load

## DESIGN OF REGISTERS

→ A register consists of a group of flip-flops with a common clock input, used for storing binary information (data).

→ Variation:

→ Parallel-in - Parallel-out (PIPO)


→ Serial-in - Serial-out (SISO)

→ Parallel-in - Serial-out (PISO)

→ Serial-in - Parallel-out (SIPO)

→ If a register supports either serial-in or serial-out, or both, it is called a shift register.

### PIPO



→ When  $\text{Clear} = 1$ , the output of flip-flops are at 0

→ Same clock: Synchronous

→ When the active clock edge comes (positive or negative) the available data ( $D_1, B_2, \dots, B_n$ ) in the inputs is stored in the register and also available at its output

## Addition of Load Signal with Basic PIP

→ In practice, the clock is coming continuously and there is a separate signal LOAD that specifies when register is to be loaded with new data.

→ Two possible ways to introduce load.


i) Use a gated clock (like LOAD & CLK)

→ not a good sol<sup>n</sup>, as getting the clock with another signal can cause timing problem. LOAD has to come before clock arrives

ii) Separate out clock and LOAD using MUX's

→ Better and recommended solution

→ Each Flip-Flop in the registers gets replaced by the following.



Addition of Enable with the PI PO resistor


→ Many registers have an enable input, that can be used to force the output lines into high impedance state, if required.

↓  
make it so that  
output is neglected

→ We need tri-state buffer with every flip-flop output.

When  $ENABLE = 1$ ,  $Q_1 = Q$


$ENABLE = 0$ ,  $Q_1 = \text{High Impedance (neglect)}$



→ Why Enable input is required?

→ To resolve bus conflicts in bus-based architecture.

### Example



If  $ENA = 1$ , then  $R_D = R_D + R_A$

$EN_B = 1$ , then  $R_D = R_D + R_B$

$EN_C = 1$ , then  $R_D = R_D + R_C$


→ at most one of  $ENA, ENB, ENC = 1$ , so as to avoid date collision.

## Shift Register

→ A Shift Register is a register in which the binary data can be stored and the data can be shifted to the left (or right) when a shift signal is applied.


→ It can be constructed by connecting D, SR, or JK FF in cascade.

⇒ Eg: 4 bit shift register.



⇒ Eg: Sample Timing diagram (for positive edge)

→ Initial  $Q_1 Q_2 Q_3 Q_4 = 0101$




## Different Types of Flip-Flops

Depending upon the way various storage devices are connected, there can be different types of shift-registers.

- i) Ring Counter
- ii) Twisted Ring or Johnson Counter
- iii) Bidirectional Shift Register
- iv) Universal Shift Register
- v) Linear Feed back Shift Register.

Ring Counter




→ Typically a ring counter is initialised with a single 1 and all other FF 0.


→ Can generate multiphase clock

→ For a  $k$ -bit ring counter, the contents of register get repeated after  $k$  clocks.

→ Timing diagram (positive edge trigger) (initial  $Q_1 Q_2 Q_3 = 100$ )



# Jhonson Counter



Sequence No	FF output			AND gate required for output
	A	B	C	
1	0	0	0	$A'E'$
2	1	0	0	$A'B'$
3	1	1	0	$B'C'$
4	1	1	1	$C'E'$
5	1	1	1	$A'E$
6	0	1	1	$A'B$
7	0	0	1	$B'C$
8	0	0	0	$C'E$
9	0	0	0	$A'E'$


$\text{119 states}$

$\text{FF} = 2^4$

→ Initialised with all zero

→ For a  $K$ -bit Jhonson Counter, contents of registers gets repeated after  $2^K$  Clock sequence.

# Bidirectional Shift Register




→ Control Signal  $L/\bar{R}$  is used as select for ~~MUX~~ MUX

$L/\bar{R} = 0 \Rightarrow$  left shift

$L/\bar{R} = 1 \Rightarrow$  right shift

If  $L/\bar{R} = 0$ , then the output of the first stage is connected to the second stage, and so on. If  $L/\bar{R} = 1$ , then the output of the last stage is connected to the first stage, and so on.

# Universal Shift Register




→ A universal shift register is a bi-directional shift register whose input can be either in serial or in parallel and whose output can also be either in serial or in parallel.

Mode Control		Operation
S <sub>0</sub>	S <sub>1</sub>	
0	0	No change
0	1	Shift right
1	0	Shift left
1	1	Parallel Mode.

# Linear Feedback Shift Register

Eg:



clk →	0	1	2	3	4	5	6	7	8	9	10	11
$Q_1$	0	1	1	1	1	0	1	0	1	1	0	0
$-Q_2$	0	0	1	1	1	0	1	0	0	1	1	1
$Q_3$	0	0	0	1	1	1	0	1	0	1	1	1
$Q_4$	1	0	0	0	1	1	1	0	1	0	1	1

- it is a SISO right shift register, where the serial input is generated as a linear combination of some of the Flip Flop output.
- This is used to create random patterns
- generally initialized to  $Q_4\ Q_3\ Q_2\ Q_1 = 1\ 0\ 0\ 0$

Serial bit	Feedback		
	1 $\oplus$	2 $\oplus$	3 $\oplus$
Initial State	0	0	0
1st State	1	0	0
2nd State	0	1	0
3rd State	1	1	0

# DESIGN OF COUNTERS

## Design of Binary Counter of any arbitrary Modulus

- We want to design a modulo M-counter for any M
- counter will count from 0 to  $M-1$ , then back to 0
- Assume FF's have CLR inputs.


### Basic idea

- We first design a ripple counter with  $\lceil \log_2 M \rceil$  stages.
- Then, we will design a gating circuit which takes input from the output and generates a signal, whenever the value reaches M.
- Connect output of gating circuit to CLR of FF's.


### Mod-6 Ripple counter

→ No. of stages:  $\lceil \log_2 6 \rceil = 3$  stages to implement

$000 \rightarrow 001 \rightarrow 010 \rightarrow 011 \rightarrow 100 \rightarrow 101$



### Cascading of Ripple counter



- If a mod M counter and a mod-N counter are connected in cascade, combination will count mod-MN

## Lockout

→ For a Mod-5 counter,  $Q_2 Q_1 Q_0 = 101, 110, 111$  are not used. Suppose that due to external noises, the counter happen to find itself in invalid state. we do not know the next state for it.

→ It might happens that

- It might happen that output for unused state also gives unused state, and continue to cycle through unused states, never arriving at used state.
- A counter whose unused states have this property, is said to suffer from lockout.

## Example of Synchronous Counter

→ Design a Mod-5 synchronous counter such that if the unused states  $Q_2 Q_1 Q_0 = 101, 110, 111$  occur, next clock pulse will reset to  $Q_2 Q_1 Q_0 = 000$ .

→ The excitation table for circuit is as follows

Counter State S	$Q_2$	$Q_1$	$Q_0$	$J_2$	$K_2$	$J_1$	$K_1$	$J_0$	$K_0$
0	0	0	0	0	X	0	X	1	X
1	0	0	1	0	X	1	X	X	1
2	0	1	0	0	X	X	0	1	X
3	0	1	1	1	X	X	1	X	1
4	1	0	0	X	1	0	X	0	X
US	1	0	1	X	1	0	X	X	1
US	1	1	0	X	1	X	1	X	X
US	1	1	1	X	1	X	1	X	1

from this table and using K-Map, we get

$$J_2 = Q_1 Q_0 \quad J_1 = Q_2' Q_0$$


$$K_2 = 1$$

$$K_1 = Q_2 + Q_0 = \overline{Q_2} \overline{Q_0}$$


$$J_0 = \overline{Q_2}$$

$$K_0 = 1$$

so, the circuit diagram:



→ Timing Diagram (-ve edge trigger)



## TTL

→ Transistor Transistor Logic

→ Types

→ Standard TTL

Standard TTL

Propagation Delay: 10 ns

Power Dissipation: 10 mW

Low Power TTL

Propagation Delay: 33 ns

Power Dissipation: 4 mW

High-Speed TTL

Propagation Delay: 6 ns

Power Dissipation: 22 mW

~~Schottky TTL~~

Propagation Delay: 3 ns very fast logic speed

Power Dissipation: 19 mW with Schottky diodes

Low Power Schottky TTL

Propagation Delay: 9.5 ns low power

Power Dissipation: 2 mW with standard diodes

→ all TTL family has three types of output configs.

→ Open-Collector TTL

→ Totem-Pole TTL

→ Tri-State TTL

\* Output voltage range: V<sub>DD</sub> to 0V

Information about types of TTL logic and their applications

1) Open-Collector TTL: V<sub>DD</sub> = 3.0 to 15 V

(Standard)

2) Totem-Pole TTL: V<sub>DD</sub> = 3.0 to 15 V

V<sub>DD</sub> = 3.0 to 15 V

3) Tri-State TTL: V<sub>DD</sub> = 3.0 to 15 V

V<sub>DD</sub> = 3.0 to 15 V

4) Schmitt Trigger: V<sub>DD</sub> = 3.0 to 15 V

V<sub>DD</sub> = 3.0 to 15 V

5) DTL (Diode-Transistor Logic): V<sub>DD</sub> = 3.0 to 15 V

V<sub>DD</sub> = 3.0 to 15 V


6) ECL (Emitter-Coupled Logic): V<sub>DD</sub> = 3.0 to 15 V

V<sub>DD</sub> = 3.0 to 15 V

7) HDTL (High-Speed Diode-Transistor Logic): V<sub>DD</sub> = 3.0 to 15 V

V<sub>DD</sub> = 3.0 to 15 V

## Open Collector TTL



→ To get output you have to externally connect resistor from  $V_{cc}$  to  $Y$ :

→ Low Level = 0.2V

→ High Level = 2.4 - 5.5V

→ Basic Circuit: NAND gate formed ITL logic

→ if  $A = 0.2V, B = 5V$  ( $A=0, B=1, Y$  should be 1)

$$V_P = 0.9V \quad (0.2 + 0.7) \text{ flowing } V$$

→ To get  $Y = 0$ , we need to cross the transistor

$$\therefore \min V_P = 3 \times 0.6 = 1.8V$$

threshold V

$$\therefore V_P = 0.9V$$

$$\therefore Y = 1$$

→ if both  $A = 0.2V, B = 0.2V$

$$V_P = 0.9V$$

$$\therefore Y = 1$$

→ if  $A=S$ ,  $B=S'$

$$\rightarrow V_p = B \text{ V}$$

∴  $Y=0$  [ $Q_1, Q_2, Q_3$  saturation]

$$(V_Y = 0.2 \text{ V} \text{ if } Q_3 \text{ saturates})$$

→ This is similar to DTL but propagation Delay in TTL is 30 ns, but here it 10 ns, why?

→ consider initially  $A=S$ ,  $B=S'$ ,  $Q_1, Q_2, Q_3$  saturate

→ why any of  $A$  or  $B$  (say  $A$ ) becomes 0.2 V

$Q_1$  goes to 'active' base of  $Q_2$  gives charge to  $Q_1$ , making turnoff faster.

→ Application of Open Collector.


→ Driving an Lamp or Relay.

→ Wired Logic, Bus of interface


→ Construction of Common Bus System.

With small IT of short of its working.

Driving Lamp




Wired Logic



→ output of TTL's can be connected

$$Y = (\overline{AB})' \cdot (\overline{CD})' \\ = (AB + CD)'$$



and all output from all other inputs of each  
system to one output to make bus, so if  
one system has 4 inputs then it will be 4 inputs  
to one output to make bus.

→ keep input for all  $I_{1-4}$  to 0  
and use  $I_n$  as signal

→  $Y = I_n$  input

here system  
is inverter

→ hence we can connect outputs of several  
systems to one output easily

→ ~~These not gate can be made by TTL~~

→ Systems can be made by TTL NAND GATE



behavior of one digit be affected by other digit  
so if one digit is 0 then other digit will affect  
the output.

(1)  $A \bar{A} = 0$   
 $(0 + 0) = 0$

(2)  $A \bar{B} = 0$   
 $(0 + 1) = 0$

(3)  $\bar{A} B = 0$   
 $(1 + 0) = 0$

(4)  $\bar{A} \bar{B} = 1$   
 $(1 + 1) = 1$




## Totem - Pole TTL

→ Why Totem - Pole.

- In open circuit, propagation delay depends on output  $R_{on} \cdot \text{Load Resistance and Capacitance}$ . ( $RC$ )
- $R_{on}$ , if we could reduce value of  $R$ , delay could decrease.

→ Totem - Pole achieves this by changing passive  $R$  to an active component.



→ Q1 & Q2 will be in saturation & Q3 & Q4 will be in cut-off.

→ When  $A=B=0$ ,  $Q_2, Q_3$  saturation. ( $V_{ce}=0$ )

$$\rightarrow \text{for } Q_3, V_{ce} = 0.7V \text{ (saturation voltage)}$$

$$\rightarrow \text{for } Q_2, V_{ce} = 0.2V$$

$$\therefore V_p = 0.9V = (0.7 + 0.2)$$

→ To conduct through  $Y$ , we pass ~~Q1~~  $\rightarrow Q_4$  &  $D$ .


$$\therefore \min V_p = 0.6 \times 2 = 1.2V$$

\* ∵  $R$  Resistance of active load high.

→ ~~when  $\overline{A} \& \overline{B}$  goes off ( $Y=1$ )~~


→ when connected to load,  $Y=0$ , capacitor will discharge, making  $Q_4$  go to active.

→ we can't do wired Logic with Totem-pole




- consider Y<sub>2</sub> high & Y<sub>1</sub> low, when we connect Y<sub>2</sub> & Y<sub>1</sub>, as Q<sub>2</sub> is active, huge charge will flow from Y<sub>2</sub> to Y<sub>1</sub> and can damage Q<sub>3</sub>.
- even if Q<sub>3</sub> operates, Q<sub>3</sub> will come out from saturation, changing Y<sub>1</sub> to high.

→ Logic Level 0 limit fan out for totem-pole, as F=0, more load will inject current to Q<sub>3</sub>, after a limit, Q<sub>3</sub> goes out of saturation, changing output



## n-type channel



→ when +ve voltage applied on drain, p-type substrate and Metal layer becomes like capacitor, forming a channel of carriers.

→ we can also make a p-type channel where all

- i) n-type becomes p-type,  $\rightarrow$   $V_D < V_T$
- ii)  $V_G$  becomes  $+V$
- iii) Source is reverse bias of  $V_S = -V_T$ ,  $\rightarrow$   $V_S < 0$
- iv) channel is of +ve charge.

## Two types Mos can operate

- i) Depletion mode
- ii) Enhancement mode

Depletion mode → Channel slightly doped with n-type, it decreases threshold


$V_G = +V \rightarrow$  The n-channel gets depleted as MOS becomes insulator for  $V_G < V_T$ .

## Enhancement mode

→ No channel initially

→ as we increase  $V_G$ , Channel gets made, enhancing channel regions


## Symbol of p-channel Mos



$$V_{GS} = -ve > V_T$$

Eg conduct when  $V_T = -1$  &  $V_{GS} = -1.5$

## n-channel




conduct when

$$V_{GS} = +ve > V_T$$

Threshold

## MOS transistor as ~~buffer~~ Inverter





→  $Q_1$  is always on as Gate connected to  $V_{cc}$


→ when  $A = 0$ ,  $Q_2$  will not conduct,  $Y = 1$

→ when  $A = 1(5V)$ ,  $Q_2$  will conduct,  $Y = 0$

## NAND



NOR



Simple diagram



→  $Q_1$  always conduct

→ when any  $A$  or  $B$ ,  $Q \rightarrow Y = \text{high}$

→ when none  $A$  and  $B$ ,  $Q \rightarrow Y = \text{low}$ .

Q = not S

when  $S = P$ ,  $P = S + A + B$  - 1 condition

$$I = Y$$

$$Q = S + A \text{ and } P$$

for condition 1,  $S$

for condition 2,  $S$

for condition 3,  $S$

for condition 4,  $S$

for condition 5,  $S$

for condition 6,  $S$


for condition 7,  $S$

for condition 8,  $S$

$S = S + A$  condition

when  $S = P$ ,  $P = S + A + B$

$$Q = Y$$



## CMOS


→ complementary MOS

→ widely used today

→  $V_{cc} / V_{DD}$  can vary a lot (+3 to +18)

→ two main output  $OV$  &  $V_{DD}$

## Inverter




→ when  $A = 0$

for  $Q_1 \rightarrow V_{GS} = 0V \rightarrow$  not conduct

for  $Q_2 \rightarrow V_{GS} = 0V \rightarrow$  not conduct

$$\therefore Y = 1$$

## NAND



when  $A = B = 0, Q_3, Q_4$  conduct

$$Y = 1$$

When  $A = 1, B = 0$

$Q_1$  not conduct  
 $Q_2$  not conduct

$Q_3$  conduct  
 $Q_4$  not

$$\therefore Y = high$$

→ when  $A = B = 1$

$Q_1, Q_2$  not  $Q_3, Q_4$  conduct

$$\therefore Y = 0$$

## Tri-State TTL

→ As Totem-Pole can't handle mixed inputs, we use Tri-State.

→ There are three possible outputs.

$$Y = 0, 1 \text{ or high impedance.}$$

→ here  $Q_6, Q_7, Q_8$  are open collector TTL and  $Q_1, Q_2, Q_3, Q_4, Q_5$  are totem-pole TTL

→ When  $C=0$  ( $0V$  or  $0.2V$ )

→  $Q_7$  and  $Q_8$  not flow,  $Q_6$  flow

→ base voltage  $Q_6 \rightarrow V_{BE} = \text{conducting}$   
 $V_{BE}$   
voltage at the base of  $Q_6 = 0.9V$   
( $0.2 + 0.7$ )  
conducting threshold

→ but for  $Q_8$  to flow, we need at least  $0.6 \times 3$   
 $= 1.8V$ , so  $Q_7, Q_8$  not flow (similar to open collector TTL)

→ hence for  $D1$   (can be ignored)  
something off high

→ now when  $A = \text{high}$

$Q_2, Q_3 \rightarrow \text{on}$   
 $Q_4 \rightarrow \text{off}$   $Y = \text{low}$

→ now when  $A = \text{low}$  ( $0.2V$ )

$Y = \text{high}$ .

$C=0$ , NOT gate

→ when  $C=1$

→  $Q_6$  not flow,  $Q_7, Q_8$  flow (saturation)

∴  $D1$  conducts

→  $Q_1$  conducts  $\rightarrow Q_3$  off

→  $Q_5$  base voltage =  $0.9V$ , but we need  $0.6+2V$

( $C=1$ , high impedance ∵  $Q_4$  not conduct)

∴  $Y$  is basically open (high impedance)

## Circuits

Charging battery without power plant connected to it.

o Vcc

Charging battery with power plant connected to it.

Charging battery with power plant connected to it.

Charging battery with power plant connected to it.

DC voltage source and  $\text{V}_D$ ,  $\text{V}_P$ ,  $\text{V}_G$  voltage

DC current source and  $\text{I}_D$ ,  $\text{I}_P$ ,  $\text{I}_G$  current

(Vcc removed) and with  $\text{V}_D$

with  $\text{V}_D$  and  $\text{I}_D$  has  $\text{V}_G$  =

gathering right end connection to

bottom and left to bottom  
(ground)

Bottom connection to ground

DC source between top and bottom layer  
ratio of voltage  $\text{V}_D$  to  $\text{V}_{G1}$  is  $\sqrt{3.1} \approx$   
 $1.77$  ohms

(through  $\text{V}_D$ )  $\text{R}_D = \frac{\text{V}_D}{\text{I}_D}$  is not enough  
but  $\text{V}_D$  is not enough  
so  $\text{V}_D = \text{V}_G$  and works

but  $\text{V}_D = \text{V}_G$  then  $\text{I}_D = 0$

( $\text{V}_D = 0$ ) not a good work

then  $\text{V}_D = \text{V}_G$

stop test (C)

(not enough) left  $\text{V}_D$ ,  $\text{V}_P$ ,  $\text{V}_G$  and  $\text{I}_D$

then  $\text{V}_D = \text{V}_G$  is enough

no  $\text{V}_D$  because  $\text{V}_D = \text{V}_G$

$\text{V}_D = 0$  because no load,  $\text{V}_P = 0$  so  $\text{V}_G = 0$  and  $\text{I}_D = 0$

then  $\text{V}_D = \text{V}_G$  is enough

(gathered right)  $\text{V}_D = \text{V}_G$  based on  $\text{V}_D = \text{V}_G$

- This circuit can be used for wire logic.
- for Bus, all but one should be in high impedance and one should give data.


### Q) DTL operation

Q) a) Determine high-level output voltage of RBD RTL for a fan-out of 5

b) Determine the min. input voltage required to drive an RTL

Transistor logic to saturation when  $h_{FE} = 20$ .


c) find noise margin when input high and Fanout 5



$V_{BE} = 0.5 \text{ V}$ ,  $V_{CE} = 0.5 \text{ V}$  at 50% saturation for 50% load.

→ LOAD → similar inputs will be connected.



→ Let  $T = 3.6 \text{ V}$ , if fan-out 5.




$$I = \frac{V - 3.6}{450} = \frac{9.6 - 3.6}{450} = 1.33 \text{ mA}$$

$$V_{BE} = 0.5 \text{ V}, V_{CE} = 0.5 \text{ V}$$

simplifying,  
therefore output voltage is given by



$\rightarrow$  equivalent circuit for input voltage  $V$



b)


$$\text{Saturation: } I_B \geq \frac{I_c}{h_{FE}}, \quad h_{FE} = 20, \quad V_{CE} = 0.2V$$

saturation condition satisfies  $I_B > 0.01A$

~~$$I_C = \frac{3.6 - V}{640} = \frac{3.6 - 1.05}{640} = 3.93 \times 10^{-3} \text{ A}$$~~

let the min. voltage be  $A$

$$\text{for min. case, } I_B h_{FE} = I_c$$



$$\therefore I_c = \frac{3.6 - 0.2}{640} = 5.31 \times 10^{-3}$$


$$\therefore I_B = \frac{I_c}{h_{FE}} = \frac{3.04}{640 \times 20} = 2.65625 \times 10^{-4} \text{ A}$$

$$\text{now } I_B = \frac{A - 0.7}{450} = \frac{3.4}{640 \times 20}$$

$$A = 0.7 + \frac{3.4 \times 450}{640 \times 20} = 0.819 \text{ V}$$

c) Noise Margin =  $1.05 \pm 0.819$   
 $\approx 0.23$  V.

Q) show that output transistor of DTL gate goes to saturation when all inputs are high if  $h_{FE} = 20$ .



when  $A=B=5V$ ,  $V_P=8V$ ,  $V_x = 5 - 1.4V = 3.6V$   
 (done in Theory)

Q) Connect the output  $Y$  of the DTL gate to  $N$  inputs of other similar gate. Assume that the output transistor is saturated & base current =  $0.44mA$ .  $h_{FE} = 20$

- a) calculate current in  $2k\Omega$  resistor.
- b) Calculate the current coming from each input connected to the gate

c) Calculate the total collector current in the output transistor as a function of  $N$ .

d) Find the value of  $N$  that will keep transistor in saturation and at maximum of about 1A

e) what is Fan-out?


$$OS = \text{Fan-out} = \frac{A_{VOL}}{A_{VIL}} = \frac{1}{0.44}$$

$I_{Cmax} = 1A$

$$I_{Cmax} = P_C = OS \cdot A_{VOL} = 20 \cdot 1A = 20W$$

$$P_C = I^2 R = 20W$$

$I_{Cmax} = 1A$



$$V_{CE} = 0.2V, V_{BE} = 0.7V$$

$$I_C = \frac{5 - 0.2}{2 \times 10^3} = 2.4 \times 10^{-3} A = 2.4 \text{ mA}$$

$$h_{FE} = 20$$

Transistor saturated

$$I_D = \frac{5 - 2.1}{5 \times 10^3} = 0.5 \text{ mA}$$

$$\text{when } I_D = 0.5 \text{ mA, } I_B = 0.14 \text{ mA} \quad \text{and } I_{D2} = 0.14 \text{ mA}$$

$$I_B = \frac{0.14}{h_{FE}} = \frac{0.14}{20} = 0.007 \text{ mA}$$

b) When  $Y_1 = 0$ , current coming from each gate is

$$I_D = \frac{5 - 0.07}{5 \times 10^3} = 0.8 \text{ mA}$$

c) For  $n$  gates,  $I_{D\text{tot}} = 0.8 \text{ mA} \times n$

d) To keep in saturation  $I_B h_{FE} \geq I_{D\text{tot}}$

$$I_C = 2.4 \text{ mA} + n \times 0.8 \text{ mA}$$

$$I_B = 0.49 \text{ mA}, h_{FE} = 20$$

limit  $\rightarrow I_B h_{FE} \geq I_C$

$$\therefore 0.49 \times 20 \geq 2.4 + n \times 0.8 \text{ mA}$$

$$n = 7.80$$

$\therefore n$  should be kept  $>$


e)  $F_{in\text{out}} = ?$

Q6) b) Design a counter with following binary sequence:

0, 1, 3, 2, 6, 9, 5, 7 and repeat.

Use RS Flip Flop in the design process.

$$\lceil \log_2 8 \rceil = 3$$



A	B	C	S <sub>A</sub>	R <sub>A</sub>	S <sub>B</sub>	R <sub>B</sub>	S <sub>C</sub>	R <sub>C</sub>
0	0	0	0	x	0	x	1	0
0	0	1	0	x	1	0	0	x
0	1	0	0	x	x	0	0	0
0	1	0	1	0	x	0	0	x
1	0	0	x	0	0	1	0	x
1	0	0	x	0	0	x	1	0
1	0	1	x	0	1	0	x	0
1	1	1	0	1	0	1	0	x

Grav (alt)

(binary could also be done)

$S_A = BC$

	00	01	11	10
0	X	X		X
1			1	

$$S_A = BC$$

111 111 111

$R_A = BC$

	00	01	11	10
0	X	X	X	
1			1	

$$R_A = BC$$

$S_B = \bar{B}C$

	00	01	11	10
0		1	X	X
1		1	X	X

$$S_B = \bar{B}C$$

$R_B = \bar{A}BC$

	00	01	11	10
0	X			X
1	X			X

$$R_B = \bar{A}BC$$

$S_C = A\bar{B}\bar{C}$

	00	01	11	10
0			X	
1			X	

(Completed)

0 1	0 0	0 0	0 0
1 0	0 0	0 0	0 0
0 1	0 0	0 0	0 0
1 0	0 0	0 0	0 0
0 1	0 0	0 0	0 0
1 0	0 0	0 0	0 0
0 1	0 0	0 0	0 0
1 0	0 0	0 0	0 0