

April 2021

Subject: Computer Architecture and Organization - I  
[CS 2202]

Date: 16/04/2021

Name: Abhivroop Mukherjee

Enrolment No.: 510519109

Gr-Suite ID: 510519109. abhirup@students.iiests.ac.in

No. of Sheets uploaded: 8

Q1) given single address 32-bit  $\mu$ -processor  
32 bit address bus.  
32 bit data bus

Instruction: 

|        |         |
|--------|---------|
| opcode | operand |
| 1 byte | 3 byte  |

a) PC: 3 byte = 24 bit

DR: 32 bit

AR: 5 bit

IR: 8 bit

b) 16-bit memory module.

max. no. of address space:  $\frac{2^{32}}{2^{16}} = 2^{16}$



c) Assuming Fetch Cycle already done.

~~LOAD X~~

~~I) LOAD X~~

0: Activate CPU

1: Transfer PC content of AR

$$AR \leftarrow PC$$

2: Read Memory to DR

$$DR \leftarrow M(AR)$$

3) a)  $IR \leftarrow DR$  (opcode) [opcode = LOAD]

b)  $PC \leftarrow PC + 1$

then i 4) decode opcode

LOAD



5)  $AR \leftarrow DR$  (address)

or  
 $AR \leftarrow DR(X)$

6)  $DR \leftarrow M(AR)$

7)  $AC \leftarrow DR$

8) Goto Step 1

STORE

5)  $AR \leftarrow DR(X)$

6)  $DR \leftarrow AC$

7)  $M(AR) \leftarrow DR$

8) Goto Step 1



d) Assuming initial PC value 01

1)  $AR \leftarrow PC$

$AR = 01$

$PC = 01$

2)  $DR \leftarrow M(AR)$

$DR = M(01)$

$= 01h \quad AB000000h$

3)  $IR \leftarrow DR \text{ (opcode)}$

$IR = 01h$

4)  $PC \leftarrow PC + 1$

$PC = 2$

5) decode 01h, found LOAD

6)  $AR \leftarrow DR \text{ (address)}$

$AR = AB000000h$

7)  $DR \leftarrow M(AR)$

$DR = M(AB000000h) \quad [\text{let it be } \alpha]$

$= \alpha$

8)  $AC \leftarrow DR$

$AC = \alpha$

9) ~~go again to step 1~~ go to Fetch Cycle.



$$9) AR \leftarrow PC$$

$$AR = 2$$

$$10) DR \leftarrow M(AR)$$

$$DR = M(02)$$

$$= 02h \quad AB000001h$$

$$11) a) IR \leftarrow DR(\text{opcode})$$

$$IR = 02h$$

$$b) PC \leftarrow PC + 1$$

$$PC = 3$$

12) decode 02h, found STORE

$$13) AR \leftarrow DR(\text{address})$$

$$\therefore AR = AB000001h$$

$$14) DR \leftarrow AC$$

$$DR = \alpha \quad [\text{previous AC value}]$$


$$15) M(AR) \leftarrow DR$$

$$M(AR) = M(AB000001h) = \alpha$$

16) goto Fetch cycle.



Q2) a) let the six no. be A, B, C, D, E, F





b) given.  $y = 0101 = M = 5$   
 $x = 1010 = Q = -6$  [n=4]

### Booth's Multiplication

| Action | AC    | Q     | M    | count |
|--------|-------|-------|------|-------|
|        | 0000  | 10100 | 0101 | 3     |
| RSA    | 0000  | 01010 |      | 2     |
| -      | 0101  |       |      |       |
|        | 1011  | 01010 |      |       |
| RS     | 10101 | 10101 |      |       |
| +      | 0101  |       |      |       |
|        | 0010  | 10101 |      |       |
| RS     | 0001  | 01010 |      | 0     |
| -      | 0101  |       |      |       |
|        | 1100  | 01010 |      |       |
| RS     | 1110  | 00101 |      |       |


Ans =  $1110 \ 0010 = -30$

If  $y = 1010$   
 $x = 0101$

No. of addition/subtraction required = 4




3) a) given 4 Register ~~40~~ R0, R1, R2, R3, data movement between them



b) Horizontal Format

$$L_{\mu-inst} = \cancel{32} 24 \text{ bit}$$



→ 8 status bits input to MUX for which S is made

i)

$$\therefore S = 3$$

$$A = \cancel{13} \cancel{28} 24 - 13 - 3 = 8$$

$$\therefore A = 8 \text{ bit}$$

$$S = 3 \text{ bit}$$



ii) no. of words in control memory =  $2^8$   
no. of control signal = 13

iii) Block Diagram

