MAY 2021

Subject. Computer Architecture and Organization - I [CS 2202]

Date: 21st May 2021
Nome: Abhivoop Mukhevjee

Exam Roll No.: 5105 19109

G-Suite ID: 510519109, abhivop @ students, ilests.ac.In
No. of Sheets Uploaded: 3

(1) M-addressed m/c => m-addressed m/c works on m explicit operands.,
if total no. of operands are n, then n-m

aperants operands are implicit ise

Instruction only has m operands.

given Z= W+X-Y

I) 3 addressed

ADD Z, W, X [Z = W+X] SUB Z, Z, Y [Z = Z-Y]

I) 2 addressed

ASS Z, w [$Z \leftarrow w$] ADD $Z \rightarrow X$ [$Z \leftarrow Z + X$] SUB Z, Y [$Z \leftarrow Z - Y$]

II) 1 addressed.

LOAD W [ACEW]

ADD X [ACE AC+X]

SUB Y [AC = AC-Y]

STORE Z [Z=AC]

STORE Z [ZEAC]

II) O addressed.

PUSH W

PUSH X

ADD

PUSH Y

WXI


SVB

POP Z

Z W+X-Y


- given of code 1 byte, an operand 2 byte

I) 3-2ddressed



& Linst = 1 + 2x3 = 7 bytes

II) 2-addressed



 $L_{inst} = 1 + 2x2 = 5 \text{ bytes}$

III) 1 - addressed

Linst = H2 = 3 bytes

N) 0-2 ddressed

→ when PUSH /POP → requires operand → 3 bytes

→ else 1 byte [only operate]

. As m decreses, Linst decreses, but at the same time, no. of instruction to complete task increses


= Frequency Dependent Opende -> It has been observed that some instructions are used more frequently than others > If we could, by any ways, reduce the no. of words to represent frequently used opcode, we can reduce average word length of program [honce reducing size of program] > We do this with the help of Hoffman Encoding, most trequently used instructions are encoded with fewer number of bits. -> given frequencies -> Data Movement 25%. → Logical 20%. -> Arithmetic 15%. - Load /Store 187. - Branch 184. - Debug 47. Dete Homest 25% Logic 1/20 Arithmetic 15 Load Store 18, Debug 4 J 36 25 36 36 39 39 39 1 Data Movement 25 ---- 25 Logical 18 18 0 19 -Load /Stoe Branch Arithmetic Debug So, using this heap, we get &. Data Movement: 0 1 10 Lgial 00 0 Load /Store : 001 Brach 110 Arithmetic 111 Debug

3) given figure, have to de make CU with using sequence and

From the figure, we see that every instruction is, is, if to steps to complete, so we can use as a mod 6 count to drive the CU

six phases Φ , Φ_2 , Φ_3 , Φ_4 , Φ_5 , Φ_6 , each separated by to the with assumption that as control signal will be executed start get executed at the start of a phase

→ Figure of Mod 6 Sequence Counter



I was made in the first

now from the figure, we can wake following observations

i) Co will happen at the start of every execution cycle

ii) C, happens at second step of execution eyele, and also when in Fifth instruction for Tig, is and ig

iii) Cz happens at third step

 $C_2 = \phi_3$

iv) C3 happens at third step.

 $C_3 = \emptyset_3$

) Cq happens at fourth step

C+ = 04

vi) (s happens at sixth step of in

vii) C6 happens at fifth step of 12


-- C6 = \$\phi 5 \cdot 2\$

viii) (7 happens at sixth step of 12 C7 = \$\phi = i_2\$

(2 happens at sixth step of i3

x) Cq happens at sixth step of in

-> Using these observation, we can make the following (V



> Time used up in Refresh > 32+100 ns 32+100 ns

[nano = 109 milli = 10-3]

A Refreshes count = 32 x 10 times per ns

- A Refresh time = toons

Time taken for ear vefres = $32 \times 10^{-6} \times 100$ ns per ns = 32×10^{-4} ns in one ns

= 32× 10-4 × 200 ns in 200 ns

= 0.64 ns in 200 ns

6

So total time = 200+0.64 ns

1. If time dedicated to refreshes = 0.64 × 100/
200+0.64

1. If time dedicated to refreshes = 0.318 /

1. If the section per 1 me = 1 ms = 106 ns = 5000 times

The taken for exercish = 32x Kans +

2. Department time taken for refresh = 32+ 1000 ns

1.25 x 10° as

1.25 x 10° as

2.56 x 10-3

7. If time dedicated to refreshes = 0.64 ns

2.56 x 10-3

2.56 x 10-3

2.56 x 10-3

= 0.256 7.

given 16 bit address bus

Addiress of	I A is	Aa	AB	A 12 A	An Ano	 Ao	hex	Chib
LS loc	0	0	0	00	0	 0	0000 h	1 - 70
MS loc	0	0	0	000	1	1	3FFF,	
LS loc	1	0	0	0	00	0	8000 n	3 K byte
MS Loc	1	0	0	1	1 1	1	9FFF,	

7

