

B.Tech 5TH SEMESTER EXAMINATION, DECEMBER 2021

Microprocessor based design (CS 3101)

Name: Abhirup Mukherjee

Examination Roll no.: S10519109

G-Suite ID: S10519109.abhirup@students.iiests.ac.in

X, F, Y, F, F

Q5) a)

~~CF~~ RISC

CISC

machine

- | | |
|--|---|
| <ul style="list-style-type: none"> → All instruction takes single machine cycle → Very Simple instruction set and setti, fixed length instruction → Limited Addressing modes → Heavy usage of RAM → It needs complex compilers to convert HLL to assembly | <ul style="list-style-type: none"> → instructions can take multiple machine cycles. → Complex instruction set & variable length instruction. → Many types of addressing modes present → More efficient usage of RAM → compiler doesn't need as much complexities with respect to ARM |
|--|---|

Q5(b)

Instruction formats

(i) Register mode.

opcode	SCC	Rd	Rs	IMF	Not used	S2
7	1	S	5	2	3	5

S2 → the register and IMF = 0

(ii) Register Immediate Mode.

opcode	SCC	Rd	Rs	IMF	S2
7	1	S	S	1	13

S2 → the immediate value (operand) & IMF = 1

(iii) PC relative mode.

opcode	SCC	condition	Y
7	1	5	19

Y → branch offset

Register Window Scheme.

→ reduces parameter passing overhead by sharing ~~some~~ registers between ~~2~~ procedures.

→ RISC I has 138 registers out of which 32 are active at a time.

32 active registers →

- 10 global registers (always in use)
- 10 register local to procedure
- 6 register common to "callee" & "caller" function

This is actually 12

as a procedure can be "callee" as well as "caller"

Eg: [R₀ - R₉]
global

R₅₃-R₅₈
shared.

R₄₃-R₅₂
local

R₄₂-R₄₇
shared B & C

Procedure C

R₄₂-R₄₇
shared B & C

R₃₂-R₄₁)

local B

R₂₆-R₃₁
shared A & B

Procedure B

R₁₆-R₂₅
shared A & B

local A

R₁₀-R₁₅
shared

Procedure A

→ ~~Max 32 active reg~~

→ we can do 8 nested call maximum
where no. of registers used

$$= 10 + 10 \times 8 + 8 \times 6$$

= 138 registers (max in RISC I)

Q1) i) XRA A

→ This inst means $A \leftarrow A \text{ XOR } A$
i.e. $A \leftarrow 0$

so here Z flag will be set 1, but no change to sign and carry flag

i.e. ~~Z~~ $Z \rightarrow 1$
 $S \rightarrow 0$
 $C_r \rightarrow 0$

ii) An instruction (single) which is safe to use for small delay is


NOP [produces $4t = \frac{1}{3} \times 4 = 1.333 \mu\text{s}$ delay]

→ this signifies No Operations, means that CPU will not do anything, hence it's safe & produces delay

iii) Bus Contention definition

→ Bus contention happens when multiple devices try to write on the same bus

→ When one device is writing 1 (high) & ~~one~~ another device is writing 0 (low), the high signal goes to ground of another device. This could cause damage to devices due to high current flow & also cause loss of data



→ when one device is writing 1 & other is writing 0, we see that there is a direct pathway from Vcc to ground, so all signal goes in that way.

→ This will not happen with both device writing same data 0/1 but in reality we cannot control devices

→ So we use CS line to control who give output to CPU at a particular time.

iv) If READY is connected to ground, CPU will keep on waiting indefinitely for the slow IO device, waiting for READY to be 1 in future.

v) When CPU restarts it starts executing inst from a specific location, let us assume it is 0000 H

→ So computer restarts, gives 0000 H to AD₇-AD₀ with ALE & = 1 ~~not~~ to get instruction

→ but as CPU is not connected to memory, it will inject wait states to wait for RAM output

→ This will continue indefinitely as no RAM is connected.

(Q6) e) MCS -48 Programming Model

Program Memory

07FFh	$2^{18}-1 = 2^8-1$ ie 11 addr lines
{	
7: Timer Interrupt	
:	
3: Interrupt	
:	
0: Reset	

Data Memory (Registers)

127	RB 1
:	
31	
:	
21	
$8-23 \Rightarrow 16$ byte stack	
7: R7	
:	
0: R0	

(128 registers)


→ only 16 byte stack allowing 3 levels of nesting.

→ every call saves PC bits & some flags in stack

9 bit + 5 bit

PSW	PC 8-11	→ for 1 call
PC 7	PC 0-3	

Flags



Code

~~L1: MOV A, #157
SWAP A
JB 3 L1~~

L

- (i) L1: MOV A, #157
- (ii) SWAP A
- (iii) JB 3 L1
- (iv) L2 : NOP

→ in line ① → $A = (100\ 1\underline{1101})_2$

→ after swap → $A = (1101\ \underline{1001})_2$
(swap nibbles)

→ JB 3 L1 → No jump Jump L1

(jump to L2)
(if bit 3 is 1)

→ ~~loop~~

→ so the program runs sequentially, with JB 3 L1 failing

→ so program will continuously run in loop

Q6) b) X86 vector Table

V5	003FP
V1	00000

→ memory address 00000 - 003FF
is reserved for vector table.

→ each vector ~~table~~ takes 4 bytes,
two for IP and 2 for CS

→ so if we get ~~some~~ some V_i → addr → we first multiply
if by 4 to get corresponding ~~CS & IP~~
we calculate actual ISR address using $CS \times 16 + IP$.

Q

Eg INT 23 H


i) multiply $23 \times 4 \rightarrow 8C H = (140)_{10}$

ii) now refer $V140$ to get CS_{140} & IP_{140}

iii) now get ISR address by $\rightarrow CS_{140} \times 16 + IP_{140}$

iv) execute the inst. in ISR address.

Q7) consider a 7 segment display as follows.



with given

bit 7	bit 6	bit 5	bit 4	3	2	1/0
a	b	c	dp	d	e	f

so first let see what each letter will require.

digit	display code in binary	Hex represent
0 (0)	11101110	EF
1 (1)	01100000	60
2 (2)	11001101	CD
3 (3)	11101001	E9
4 (4)	01100011	63
5 (5)	10101011	AB
6 (6)	10100111	EAF
7 (7)	11100000	EO
8 (8)	11101111	EF
9 (9)	11100011	E3
A (A)	11100110	E6
B (B)	00101111	2F
C (C)	00001101	0d
D (D)	01101101	6AD
E (E)	10001111	8F
F (F)	10000111	87

~~so so~~ I) 8085 code.

#ORG 9000

display Table : db 0EFH
 db 60H
 db OCDH
 ;
 db 6DH
 db 8FH
 db 87H

#ORG 0000

; convert digit 2 display code (value to be printed is in A)

Y

digToDisp : push h ; saving in stack for avoid loss data
 push b
 lxi h , display Table. ; HL now in table start
 mvi b, 0
 mov c, 2 ; B-BC = A value.
 add B ; HL ← HL+BC → HL now points
 ; to display code.
 mov A, M
 pop b
 pop h
 RET ; result in A

PORT EQU 80

; driver code.

IN PORT

call digToDisp

OUT PORT

(II)

MCS - 48 code.

ORG Page 3

disp Table: db 0EFH

db 60H

;

;

db 8FH

db 87H

i value already in A

digToDisp: movb 3, @2
ret

; caller

~~IN A
OUT A
digToDisp~~

PORT equ 80H

IN PORT

call digToDisp


OUT PORT

Q2) 2) Wait State

→ wait state is a state of CPU, where CPU does nothing and waits for slow IO device or memory

Eg: when READY signal is 0, CPU injects wait states in its execution to wait for slow IO device to give ready signal

1



→ IO W is similar to Memory write, jus $\overline{IO/M}$ is 1 instead of \overline{WR}

Q2)b) 8085 program to convert gray to binary

~~LDA 2~~

~~NET~~ GRAYNUM EQU A5 ; some number.

GrayToBin: MVI A, GRAYNUM

MVI C, 07H

MOV B, A

ANI 80 ; $(0000000)_2$, extract MSB

Loop: RRC ; rotate right without carry

ANI 7F ; $(0111111)_2$, discard MSB

XRA B ; A = A xor B

DCR C ; dcr C, do loop 7 times

JNZ Loop

RET ; end value in A