

B-TECH 4<sup>TH</sup> SEMESTER  
END-TERM EXAMINATION

✓✓✓✓  
1, 2, 3, 4, 5  
1, 2, 3, 4, 5

MAY 2021

Subject: Computer Architecture and Organization - I  
[CS 2202]

Date: 21<sup>st</sup> May 2021

Name: Abhirup Mukherjee

Exam Roll No.: 510519109

G-Suite ID: 510519109, abhirup@students.iitests.ac.in

No. of Sheets uploaded: 8

- Q1) m-addressed m/c  $\rightarrow$  m-addressed m/c works on m explicit operands, if total no. of operands are n, then n-m ~~operands~~ operands are implicit, i.e.  
 $\rightarrow$  Instruction only has m operands.

given  $Z = W + X - Y$

I) 3 addressed

ADD  $Z, W, X$   $[Z \leftarrow W + X]$   
SUB  $Z, Z, Y$   $[Z \leftarrow Z - Y]$

II) 2 addressed


ASS  $Z, W$   $[Z \leftarrow W]$   
ADD  $Z, X$   $[Z \leftarrow Z + X]$   
SUB  $Z, Y$   $[Z \leftarrow Z - Y]$

III) 1 addressed.

LOAD  $W$   $[AC \leftarrow W]$   
ADD  $X$   $[AC \leftarrow AC + X]$   
SUB  $Y$   $[AC \leftarrow AC - Y]$   
~~IV)~~ STORE  $Z$   $[Z \leftarrow AC]$

IV) 0 addressed.

PUSH  $W$   
PUSH  $X$   
ADD  
PUSH  $Y$   
SUB  
POP  $Z$




①




→ given op code 1 byte, an operand 2 byte

I) 3-addressed




$$L_{\text{inst}} = 1 + 2 \times 3 = 7 \text{ bytes}$$

II) 2-addressed



$$L_{\text{inst}} = 1 + 2 \times 2 = 5 \text{ bytes}$$

III) 1-addressed



$$L_{\text{inst}} = 1 + 2 = 3 \text{ bytes}$$

IV) 0-addressed

→ when PUSH / POP ⇒ requires operand ⇒ 3 bytes

→ else 1 byte [only opcode]

∴ As  $n$  decreases,  $L_{\text{inst}}$  decreases, but at the same time, no. of instructions to complete task increases



**CRIT**

- It has been observed that some instructions are used more frequently than others
- If we could, by any way, reduce the no. of words to represent frequently used opcode, we can reduce average word length of program [hence reducing size of program]
- We do this with the help of Huffman Encoding, most frequently used instructions are encoded with fewer number of bits.

→ given frequencies → Data Movement 25%.

- Logical 20%.
- Arithmetic 15%.
- Load / Store 18%.
- Branch 13%.
- Debug 4%.

~~Date Moment~~ 25<sup>th</sup>


Logical 20

~~Arithmetic~~ 15

~~Load/Store 18~~

~~Branch~~ 18

Debag ✓4



So, using this heap, we get  $\frac{1}{2}$ .

Data Movement: 01

Logical : 1 0

Load / Store : 00 0

Branch : 001

Arithmetic : 1 1 0

Debug : | | |




3) given figure, have to make CU with using sequence

→ From the figure, we see that every instruction  $i_1, i_2, i_3, i_4$  takes 6 steps to complete, so we can use a mod 6 counter to drive the CU

→ given each control signal takes time  $t$ , Let us define six phases  $\phi_1, \phi_2, \phi_3, \phi_4, \phi_5, \phi_6$ , each separated by  $t$ , with assumption that a control signal will ~~be~~ <sup>be</sup> executed start get executed at the start of a phase

→ Figure of Mod 6 Sequence Counter





→ now from the figure, we can make following observations

i)  $C_0$  will happen at the start of every execution cycle

$$\therefore C_0 = \phi_1$$

ii)  $C_1$  happens at second step of execution cycle, and also when in fifth instruction for  $i_2$ ,  $i_3$  and  $i_4$

$$\therefore C_1 = \phi_2 + \phi_5 [i_1 + i_3 + i_4]$$

iii)  $C_2$  happens at third step

$$C_2 = \phi_3$$

iv)  $C_3$  happens at third step,

$$C_3 = \phi_3$$

v)  $C_4$  happens at fourth step

$$C_4 = \phi_4$$

vi)  $C_5$  happens at sixth step of  $i_2$

$$C_5 = \phi_6 i_2$$

vii)  $C_6$  happens at fifth step of  $i_2$

$$\therefore C_6 = \phi_5 i_2$$

viii)  $C_7$  happens at sixth step of  $i_2$

$$C_7 = \phi_6 i_2$$

ix)  $C_8$  happens at sixth step of  $i_3$


$$C_8 = \phi_6 i_3$$

x)  $C_9$  happens at sixth step of  $i_4$

$$C_9 = \phi_6 i_4$$

→ Using these observation, we can make the following CV





Q4) 2) given the following

- i) RAM refreshes 32 times per ms
- ii) Each refresh 100 ns
- iii) Memory Cycle requires 200 ns

To find % of memory's total operating time dedicated to refreshes.

$$\rightarrow \text{Time used up in Refresh} \Rightarrow \frac{32 \times 100 \text{ ns}}{1 \text{ ms}} = \frac{32 \times 100 \text{ ns}}{1000 \text{ ns}} = 3.2\%$$

$$[\text{nano} = 10^{-9}, \text{milli} = 10^{-3}]$$

$$\rightarrow \text{Refreshes count} = 32 \times 10^{-6} \text{ times per ns}$$

$$\rightarrow \text{Refresh time} = 100 \text{ ns}$$

$$\text{Time taken for refresh} = 32 \times 10^{-6} \times 100 \text{ ns per ns} = 32 \times 10^{-4} \text{ ns in one ns}$$

$$= 32 \times 10^{-4} \times 200 \text{ ns in 200 ns} = 0.64 \text{ ns in 200 ns}$$

(6)



→ So total time =  $200 + 0.64 \text{ ns}$

$$\therefore \% \text{ of time dedicated to refreshes} = \frac{0.64}{200 + 0.64} \times 100\%$$

$$= 0.318\%$$

→ given 32 times<sup>refresh</sup> per ms

$$\text{no. of memory cycles per } 1 \text{ ms} = \frac{1 \text{ ms}}{200 \text{ ns}} = \frac{10^6 \text{ ns}}{200 \text{ ns}} = 5000 \text{ times}$$

Time taken for refresh =  $32 \times 100 \text{ ns}$

$$\therefore \text{operation time taken for refresh} = \frac{32 \times 100 \text{ ns}}{5000 \times 25 \text{ ns}}$$

$$= \frac{3200 \text{ ns}}{1.25 \times 10^5}$$

$$= 2.56 \times 10^{-3}$$

$$\therefore \% \text{ operation time} = 2.56 \times 10^{-3} \times 100\%$$

$$= 0.256\%$$

Q4) b)  $0000_n = 0$  (dec) } difference  $\rightarrow 2^{12} \rightarrow 4K$   
 $0FFF_n = 2^{12} - 1$  (dec)

$8000_n = 2^{15}$  (dec)  
 $9FFF_n = [2^{15} + 2^{13}] - 1$  (dec) } difference  $\rightarrow 2^{13} \rightarrow 8K$

given 16 bit address bus

| Address of | $A_{15}$ | $A_{14}$ | $A_{13}$ | $A_{12}$ | $A_{11}$ | $A_{10}$ | ----- | $A_0$ | hex               | chip    |
|------------|----------|----------|----------|----------|----------|----------|-------|-------|-------------------|---------|
| LS loc     | 0        | 0        | 0        | 0        | 0        | 0        | ----- | 0     | 0000 <sub>n</sub> | 4K byte |
| MS loc     | 0        | 0        | 0        | 1        | 1        | 1        |       | 1     | 3FFF <sub>n</sub> |         |
| LS loc     | 1        | 0        | 0        | 0        | 0        | 0        |       | 0     | 8000 <sub>n</sub> | 8K byte |
| MS loc     | 1        | 0        | 1        | 1        | 1        | 1        |       | 1     | 9FFF <sub>n</sub> |         |



So, its interfacing will be as follows

