Digital Logic Practical Lab Report

Latches and Flip Flops

Student:

Abhiroop Mukherjee

Teacher:

Prof. Surajeet Ghosh

Prof. Sekhar Mandal

Course:

Digital Logic Laboratory (CS351)

EXPERIMENT 1 (a)


Objective

Design SR Latch using NAND gates to verif, the state table of respective latches

Theory

An SR (Set/Reset) Latch is works independently of control signal (like clock) and only relies on the state of S and R inputs,

It can be made using two NAND getes as follows



where S and R are outputs.

- a) when S=1 (S'=0), we see that Q=1, regardless of any value of Q' as $\overline{O,Q'}=\overline{O}=1$
- b) when R=1 (R'=0), we see that Q'=1, regardless of previous value of Q as O.Q = O=1
- either remains same, or will give Q=Q=1 (which is not good, and hence we call it metastable)

CS Scanned with CamScanner

- d) when S=1,R=1 (S=R'=0), the output will be & Q=Q'=1, but that this output, will again get feeded to latch, and will continue to do so, unter given soul of "infinite loof". This is unstable condition, and should never be given ac in but,
 - -> From these observation, we get the following characteristic Table.

<u>s'</u>	R'	Q#
0	0	Meta stable
0	1	1
1	0	0
1	1	Latched.

Result

- → Avoiding "Latched" and "Metastable" conditions, the output of the simulator made circuit matches with the Characteristic Table
- > Two NAND gates were used to make the SR Latch




Figure 1: S' = 0, R' = 1; Q = 1, Q' = 0




Figure 2: S' = 1, R' = 0; Q = 0, Q' = 1

EXPERIMENT 1 (6)

Objective


Design D Lotch veing MAND gates to vovily the state table of respective bath Latch.

Theory

- The D Latch is used to store, or capture the lass level which is present data line.
- It's Characteristic Table is as follows.

D	Q	Q'
0	0	1.
1	1.	0

-> We can use three NAND gites to develop the D



Result

- Three NAND gates were used to desing D Latch
- -> The output from the simulator matches with the Characteristic Table.




Figure 2: D = 0; Q = 1, Q' = 0




Figure 2: D = 1; Q = 0, Q' = 1


EXPERIMENT 2 (b)

Objective

Verify the Touth Table of a J-k Master Slave Flip-Flop.

Theory

Criven Circuit is as follows:



It's Characteristic Table is as follows:

Q(t)	7	K	Q(++1)
0	0	6	0
0	0	1	O
0	1	0	- 1
O	- 1	F	1
1	0	0	1
Ĩ	0	1	٥
1	1-5	0	- 1 g
1	1	١	0

- and present Q(+1) simultaneously, at the we will only see the present Q(+1) outputs.
- solso as we are using NAMD gates, clear will be set to Δ always during operation as $\overline{\Delta}.x = \overline{x}$

Result

- The output of the simulator matches with the Character is tic Table
- > It is to be noted that as we are using Master Slave JK Flip Flop, we get output after two clock cycles, instead of one.




Figure 3: Q(t) = 0, J = 0, K = 0; Q(t+1) = 0




Figure 2: Q(t) = 0, J = 0, K = 1; Q(t+1) = 0




Figure 3: Q(t) = 0, J = 1, K = 0; Q(t+1) = 1




Figure 4: Q(t) = 0, J = 1, K = 1; Q(t+1) = 1




Figure 5: Q(t) = 1, J = 0, K = 0; Q(t+1) = 1




Figure 6: Q(t) = 1, J = 0, K = 1; Q(t+1) = 0




Figure 7: Q(t) = 1, J = 1, K = 0; Q(t+1) = 1




Figure 8: Q(t) = 1, J = 1, K = 1; Q(t+1) = 0

EXPERIMENT 2 (b)

Objective
Realise a D Flip Flat and verify the state table


Theory and the make printer grante to at it

-> The D (Delay) Flip-Flop is a modified version of S-R Flip-Flop with addition of an inventor to prevent the S and R in puts from being at the Same Logic Level

- It's Characteristic Table is is follows:

Q(t)	D	Q(t+1)	
0	0	0	
0	t =	1	
1	0	0	
Ĭ	1	ı	
		1	

- We can realise following D Flip-Flop Circuit



- We have used five NAND jates to realize DETIPOFT D Flip-Flop

The output of simulator matches with the characterist CS Scanned with CamScanner




Figure 4: Q(t) = 0, D = 0; Q(t+1) = 0




Figure 2: Q(t) = 0, D = 1; Q(t+1) = 1




Figure 3: Q(t) = 1, D = 0; Q(t+1) = 0




Figure 4: Q(t) = 1, D = 1; Q(t+1) = 1

EXPERIMENT 2 (c)

Objective

Design an Edge - Trigger ed D Flip-Flot and

verify state Table


Theory

Theory

Flip-Flop which defines,

when output is she displayed

-> a clock input in Sequential Looks like the foll




-> an outh response to input can be displayed at two timings according to clock

i) when clock goes from 0 to 1 ii) when clock goes from 1 to 0

> These two ting trigger timing as described as positive edge - trigger and negative edge trigger respectively.

-> Following graph circuit was given:



- And the characteristic Table of D Flip Flop is

O(+)	0	(++1)
0	0	100
0	1	10
1	^	1
1	0	0
L		1

- should be kept 1 as 1.x = x
 - As multiple Latches (depth = 2) are being used in the circuit, the output requires multiple clock pulses (2) to display as output.

Result

→ The outputs from the simulator is some as what we expected from the characteristic Table.




Figure 5: Q(t) = 0, D = 0; Q(t+1) = 0




Figure 2: Q(t) = 0, D = 1; Q(t+1) = 1




Figure 3: Q(t) = 1, D = 0; Q(t+1) = 0




Figure 4: Q(t) = 1, D = 1; Q(t+1) = 1