



SUMMER – 19 EXAMINATION

Subject Name: Microprocessor

Model Answer

Subject Code: 22415

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q. N.	Answer	Marking Scheme															
1		Attempt any FIVE :	10 M															
	a	State the function of BHE and A ₀ pins of 8086.	2 M															
	Ans	<p>BHE: BHE stands for Bus High Enable. It is available at pin 34 and used to indicate the transfer of data using data bus D8-D15. This signal is low during the first clock cycle, thereafter it is active.</p> <p>A₀: A₀ is analogous to BHE for the lower byte of the data bus, pins D₀-D₇. A₀ bit is Low during T1 state when a byte is to be transferred on the lower portion of the bus in memory or I/O operations.</p> <table><tr><td>BHE</td><td>A₀</td><td>Word / Byte access</td></tr><tr><td>0</td><td>0</td><td>Whole word from even address</td></tr><tr><td>0</td><td>1</td><td>Upper byte from / to odd address</td></tr><tr><td>1</td><td>0</td><td>Lower byte from / to even address</td></tr><tr><td>1</td><td>1</td><td>None</td></tr></table>	BHE	A ₀	Word / Byte access	0	0	Whole word from even address	0	1	Upper byte from / to odd address	1	0	Lower byte from / to even address	1	1	None	Explanation: 1 M each
BHE	A ₀	Word / Byte access																
0	0	Whole word from even address																
0	1	Upper byte from / to odd address																
1	0	Lower byte from / to even address																
1	1	None																
	b	How single stepping or tracing is implemented in 8086?	2 M															
	Ans	By setting the Trap Flag (TF) the 8086 goes to single-step mode. In this mode, after the implementation of every instruction s 8086 generates an internal	Explanation: 2 M															



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2013 Certified)

		<p>interrupt and by writing some interrupt service routine we can show the content of desired registers and memory locations. So it is useful for debugging the program.</p> <p>OR</p> <p>If the trap flag is set, the 8086 will automatically do a type-1 interrupt after each instruction executes. When the 8086 does a type-1 interrupt, it pushes the flag register on the stack.</p> <p>OR</p> <p>The instructions to set the trap flag are:</p> <p>PUSHF ; Push flags on stack MOV BP,SP ; Copy SP to BP for use as index OR WORD PTR[BP+0],0100H ; Set TF flag POPF ; Restore flag Register</p>	
	c	State the role Debugger in assembly language programming.	2 M
	Ans	<p>Debugger: Debugger is the program that allows the extension of program in single step mode under the control of the user.</p> <p>The process of locating & correcting errors using a debugger is known as Debugger.</p> <p>Some examples of debugger are DOS debug command Borland turbo debugger TD, Microsoft debugger known as code view cv, etc...</p>	Explanation: 2 M
	d	Define Macro & Procedure.	2 M
	Ans	<p>Macro: A MACRO is group of small instructions that usually performs one task. It is a reusable section of a software program. A macro can be defined anywhere in a program using directive MACRO &ENDM.</p> <p>General Form :</p> <p>MACRO-name MACRO [ARGUMENT 1,.....ARGUMENT N]</p> <p>-----</p> <p>MACRO CODIN GOES HERE</p> <p>ENDM</p> <p>E.G DISPLAY MACRO 12,13</p> <p>-----</p>	Definition: 1 M each



		<p>MACRO STATEMENTS</p> <p>-----</p> <p>ENDM</p> <p>Procedure: A procedure is group of instructions that usually performs one task. It is a reusable section of a software program which is stored in memory once but can be used as often as necessary. A procedure can be of two types. 1) Near Procedure 2) Far Procedure</p> <table><tr><td>Procedure can be defined as</td></tr><tr><td>Procedure_name PROC</td></tr><tr><td>----</td></tr><tr><td>-----</td></tr><tr><td>Procedure_name</td></tr><tr><td>ENDP</td></tr></table> <table><tr><td>For Example</td></tr><tr><td>Addition PROC near</td></tr><tr><td>-----</td></tr><tr><td>Addition ENDP</td></tr></table>	Procedure can be defined as	Procedure_name PROC	----	-----	Procedure_name	ENDP	For Example	Addition PROC near	-----	Addition ENDP	
Procedure can be defined as													
Procedure_name PROC													

Procedure_name													
ENDP													
For Example													
Addition PROC near													

Addition ENDP													
	e	Write ALP for addition of two 8bit numbers. Assume suitable data.	2 M										
	Ans	<p>.Model small</p> <p>.Data</p> <p>NUM DB 12H</p> <p>.Code</p> <p>START:</p> <p>MOV AX, @DATA</p> <p>MOV DS,AX</p> <p>MOV AL, NUM</p> <p>MOV AH,13H</p>	<p>Correct Program:2 M</p>										



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2013 Certified)

		ADD AL,AH MOV AH, 4CH INT 21H ENDS END	
	f	List any four instructions from the bit manipulation instructions of 8086.	2 M
	Ans	<p>Bit Manipulation Instructions</p> <p>These instructions are used to perform operations where data bits are involved, i.e. operations like logical, shift, etc.</p> <p>Following is the list of instructions under this group –</p> <p>Instructions to perform logical operation</p> <ul style="list-style-type: none">• NOT – Used to invert each bit of a byte or word.• AND – Used for adding each bit in a byte/word with the corresponding bit in another byte/word.• OR – Used to multiply each bit in a byte/word with the corresponding bit in another byte/word.• XOR – Used to perform Exclusive-OR operation over each bit in a byte/word with the corresponding bit in another byte/word.	For Each instruction ½ M
	g	State the use of REP in string related instructions.	2 M
	Ans	<ul style="list-style-type: none">• This is an instruction prefix which can be used in string instructions.• It causes the instruction to be repeated CX number of times.• After each execution, the SI and DI registers are incremented/decremented based on the DF (Direction Flag) in the flag register and CX is decremented i.e. DF = 1; SI, DI decrements. <p>E.g. MOV CX, 0023H</p> <p>CLD</p> <p>REP MOVSB</p> <p>The above section of a program will cause the following string operation</p> <p>ES: [DI] ← DS: [SI]</p> <p>SI ← SI + 1</p>	Explanation: 2 M



		$DI \leftarrow DI + I$ $CX \leftarrow CX - 1$ to be executed 23H times (as $CX = 23H$) in auto incrementing mode (as DF is cleared). REPZ/REPE (Repeat while zero/Repeat while equal) <ul style="list-style-type: none"> It is a conditional repeat instruction prefix. It behaves the same as a REP instruction provided the Zero Flag is set (i.e. $ZF = 1$). It is used with CMPS instruction. REPNZ/REPNE (Repeat while not zero/Repeat while not equal) <ul style="list-style-type: none"> It is a conditional repeat instruction prefix. It behaves the same as a REP instruction provided the Zero Flag is reset (i.e. $ZF = 0$). It is used with SCAS instruction. 	
2		Attempt any THREE of the following :	12 M
	a	Explain the concept of pipelining in 8086. State the advantages of pipelining (any two).	4 M
	Ans	Pipelining: <ol style="list-style-type: none"> The process of fetching the next instruction when the present instruction is being executed is called as pipelining. Pipelining has become possible due to the use of queue. BIU (Bus Interfacing Unit) fills in the queue until the entire queue is full. BIU restarts filling in the queue when at least two locations of queue are vacant. Advantages of pipelining: <ul style="list-style-type: none"> The execution unit always reads the next instruction byte from the queue in BIU. This is faster than sending out an address to the memory and waiting for the next instruction byte to come. More efficient use of processor. Quicker time of execution of large number of instruction. In short pipelining eliminates the waiting time of EU and speeds up the processing. -The 8086 BIU will not initiate a fetch unless and until there are two empty bytes in its queue. 8086 BIU normally obtains two 	Explanation: 2 M, For any two Advantages: 2 M



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2013 Certified)

		instruction bytes per fetch.			
	b	Compare Procedure and Macros. (4 points).			4 M
	Ans		Procedure	Macro	Each Point: 1 M (any 4 Points)
			Procedures are used for large group of instructions to be repeated	Procedures are used for small group of instructions to be repeated.	
			Object code is generated only once in memory.	Object code is generated every time the macro is called.	
			CALL & RET instructions are used to call procedure and return from procedure.	Macro can be called just by writing its name.	
			Length of the object file is less	Object file becomes lengthy.	
			Directives PROC & ENDP are used for defining procedure.	MACRO and ENDM are used for defining MACRO	
			Directives More time is required for its execution	Less time is required for it's execution	
			Procedure can be defined as Procedure_name PROC ---- ----- Procedure_name ENDP	Macro can be defined as MACRO-name MACRO [ARGUMENT,..... ARGUMENT N] ----- ----- ENDM	
			For Example Addition PROC near ----- Addition ENDP	For Example Display MACRO msg ----- ENDM	
	c	Explain any two assembler directives of 8086.			4 M
	Ans	1. DB – The DB directive is used to declare a BYTE -2-BYTE variable – A BYTE is made up of 8 bits. Declaration examples:			Explanation for each for any two assembler



	<p>Byte1 DB 10h</p> <p>Byte2 DB 255; 0FFh, the max. possible for a BYTE</p> <p>CRLF DB 0Dh, 0Ah, 24h ;Carriage Return, terminator BYTE</p> <p>2. DW – The DW directive is used to declare a WORD type variable – A WORD occupies 16 bits or (2 BYTE). Declaration examples: Word DW 1234h</p> <p>Word2 DW 65535; 0FFFFh, (the max. possible for a WORD)</p> <p>3. DD – The DD directive is used to declare a DWORD – A DWORD double word is made up of 32 bits =2 Word's or 4 BYTE. Declaration examples: Dword1 DW 12345678h</p> <p>Dword2 DW 4294967295 ;0FFFFFFFFh.</p> <p>4. EQU - The EQU directive is used to give name to some value or symbol. Each time the assembler finds the given names in the program, it will replace the name with the value or a symbol. The value can be in the range 0 through 65535 and it can be another Equate declared anywhere above or below.</p> <p>The following operators can also be used to declare an Equate: THIS BYTE</p> <p>THIS WORD</p> <p>THIS DWORD</p> <p>A variable – declared with a DB, DW, or DD directive – has an address and has space reserved at that address for it in the .COM file. But an Equate does not have an address or space reserved for it in the .COM file.</p> <p>Example: A – Byte EQU THIS BYTE</p> <p>DB 10</p> <p>A_ word EQU THIS WORD</p>	directives: 2 M
--	--	--------------------



		<p>DW 1000</p> <p>A_dword EQU THIS DWORD</p> <p>DD 4294967295</p> <p>Buffer Size EQU 1024</p> <p>Buffer DB 1024 DUP (0)</p> <p>Buffered_ptr EQU \$; actually points to the next byte after the; 1024th byte in buffer.</p> <p>5. SEGMENT: It is used to indicate the start of a logical segment. It is the name given to the segment. Example: the code segment is used to indicate to the assembler the start of logical segment.</p> <p>6. PROC: (PROCEDURE) It is used to identify the start of a procedure. It follows a name we give the procedure.</p> <p>After the procedure the term NEAR and FAR is used to specify the procedure Example: SMART-DIVIDE PROC FAR identifies the start of procedure named SMART-DIVIDE and tells the assembler that the procedure is far.</p>	
	d	Write classification of instruction set of 8086. Explain any one type out of them.	4 M
	Ans	<p>classification of instruction set of 8086</p> <ul style="list-style-type: none"> • Data Transfer Instructions • Arithmetic Instructions • Bit Manipulation Instructions • String Instructions • Program Execution Transfer Instructions (Branch & Loop Instructions) • Processor Control Instructions • Iteration Control Instructions • Interrupt Instructions <p>1) Arithmetic Instructions: These instructions are used to perform arithmetic operations like addition, subtraction, multiplication, division, etc.</p> <p>ADD: The add instruction adds the contents of the source operand to the destination operand.</p>	<p>Classification: 2 M,</p> <p>Explanation any one type: 2 M</p>



	<p>Eg. ADD AX, 0100H ADD AX, BX ADD AX, [SI] ADD AX, [5000H] ADD [5000H], 0100H ADD 0100H</p> <p>ADC: Add with Carry This instruction performs the same operation as ADD instruction, but adds the carry flag to the result. Eg. ADC 0100H ADC AX, BX ADC AX, [SI] ADC AX, [5000] ADC [5000], 0100H</p> <p>SUB: Subtract The subtract instruction subtracts the source operand from the destination operand and the result is left in the destination operand. Eg. SUB AX, 0100H SUB AX, BX SUB AX, [5000H] SUB [5000H], 0100H</p> <p>SBB: Subtract with Borrow The subtract with borrow instruction subtracts the source operand and the borrow flag (CF) which may reflect the result of the previous calculations, from the destination operand Eg. SBB AX, 0100H SBB AX, BX SBB AX, [5000H] SBB [5000H], 0100H</p> <p>INC: Increment This instruction increases the contents of the specified Register or memory location by 1. Immediate data cannot be operand of this instruction. Eg. INC AX INC [BX] INC [5000H]</p>	
--	---	--



	<p>DEC: Decrement The decrement instruction subtracts 1 from the contents of the specified register or memory location. Eg. DEC AX DEC [5000H]</p> <p>NEG: Negate The negate instruction forms 2's complement of the specified destination in the instruction. The destination can be a register or a memory location. This instruction can be implemented by inverting each bit and adding 1 to it. Eg. NEG AL AL = 0011 0101 35H Replace number in AL with its 2's complement AL = 1100 1011 = CBH</p> <p>CMP: Compare This instruction compares the source operand, which may be a register or an immediate data or a memory location, with a destination operand that may be a register or a memory location Eg. CMP BX, 0100H CMP AX, 0100H CMP [5000H], 0100H CMP BX, [SI] CMP BX, CX</p> <p>MUL: Unsigned Multiplication Byte or Word This instruction multiplies an unsigned byte or word by the contents of AL. Eg. MUL BH ; (AX) (AL) x (BH) MUL CX ; (DX)(AX) (AX) x (CX) MUL WORD PTR [SI] ; (DX)(AX) (AX) x ([SI])</p> <p>IMUL: Signed Multiplication This instruction multiplies a signed byte in source operand by a signed byte in AL or a signed word in source operand by a signed word in AX. Eg. IMUL BH IMUL CX IMUL [SI]</p> <p>CBW: Convert Signed Byte to Word This instruction copies the sign of a byte in AL to all the bits in AH. AH is then said to be sign extension of AL.</p>	
--	--	--




	<p>Eg. CBW AX= 0000 0000 1001 1000 Convert signed byte in AL signed word in AX. Result in AX = 1111 1111 1001 1000</p> <p>CWD: Convert Signed Word to Double Word This instruction copies the sign of a byte in AL to all the bits in AH. AH is then said to be sign extension of AL. Eg. CWD Convert signed word in AX to signed double word in DX : AX DX= 1111 1111 1111 1111 Result in AX = 1111 0000 1100 0001</p> <p>DIV: Unsigned division This instruction is used to divide an unsigned word by a byte or to divide an unsigned double word by a word. Eg. DIV CL ; Word in AX / byte in CL ; Quotient in AL, remainder in AH DIV CX ; Double word in DX and AX / word ; in CX, and Quotient in AX, ; remainder in DX</p> <p>2) Processor Control Instructions These instructions are used to control the processor action by setting/resetting the flag values.</p> <p>STC: It sets the carry flag to 1.</p> <p>CLC: It clears the carry flag to 0.</p> <p>CMC: It complements the carry flag.</p> <p>STD: It sets the direction flag to 1. If it is set, string bytes are accessed from higher memory address to lower memory address.</p> <p>CLD: It clears the direction flag to 0. If it is reset, the string bytes are accessed from lower memory address to higher</p>	
--	---	--



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2013 Certified)

		memory address.																
3		Attempt any THREE :	12 M															
	a	Explain memory segmentation in 8086 and list its advantages.(any two)	4 M															
	Ans	<div>Memory Segmentation:<ul style="list-style-type: none">• In 8086 available memory space is 1MByte.• This memory is divided into different logical segments and each segment has its own base address and size of 64 KB.• It can be addressed by one of the segment registers.• There are four segments.</div> <div><table><tr><th>SEGMENT</th><th>SEGMENT REGISTER</th><th>OFFSET REGISTER</th></tr><tr><td>Code Segment</td><td>CSR</td><td>Instruction Pointer (IP)</td></tr><tr><td>Data Segment</td><td>DSR</td><td>Source Index (SI)</td></tr><tr><td>Extra Segment</td><td>ESR</td><td>Destination Index (DI)</td></tr><tr><td>Stack Segment</td><td>SSR</td><td>Stack Pointer (SP) / Base Pointer (BP)</td></tr></table></div>	SEGMENT	SEGMENT REGISTER	OFFSET REGISTER	Code Segment	CSR	Instruction Pointer (IP)	Data Segment	DSR	Source Index (SI)	Extra Segment	ESR	Destination Index (DI)	Stack Segment	SSR	Stack Pointer (SP) / Base Pointer (BP)	<div>Explanation 2M</div> <div>Any two Advantages 2M</div>
SEGMENT	SEGMENT REGISTER	OFFSET REGISTER																
Code Segment	CSR	Instruction Pointer (IP)																
Data Segment	DSR	Source Index (SI)																
Extra Segment	ESR	Destination Index (DI)																
Stack Segment	SSR	Stack Pointer (SP) / Base Pointer (BP)																



Advantages of Segmentation:

- The size of address bus of 8086 is 20 and is able to address 1 Mbytes () of physical memory.
- The complete 1 Mbytes memory can be divided into 16 segments, each of 64 Kbytes size.
- It allows memory addressing capability to be 1 MB.
- It gives separate space for Data, Code, Stack and Additional Data segment as Extra segment size.
- The addresses of the segment may be assigned as 0000H to F000H respectively.
- The offset values are from 00000H to FFFFFH
- Segmentation is used to increase the execution speed of computer system so that processor can able to fetch and execute the data from memory easily and fast.

b	Write an ALP to count the number of positive and negative numbers in array.	4 M
Ans	;Count Positive No. And Negative No.s In Given ;Array Of 16 Bit No. ;Assume array of 6 no.s	Correct program: 4 M





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2013 Certified)

		<pre>CODE SEGMENT ASSUME CS:CODE,DS:DATA START: MOV AX,DATA MOV DS,AX MOV DX,0000H MOV CX,COUNT MOV SI, OFFSET ARRAY NEXT: MOV AX,[SI] ROR AX,01H JC NEGATIVE INC DL JMP COUNT_IT NEGATIVE: INC DH COUNT_IT: INC SI INC SI LOOP NEXT MOV NEG_COUNT,DL MOV POS_COUNT,DH MOV AH,4CH INT 21H CODE ENDS DATA SEGMENT ARRAY DW F423H,6523H,B658H,7612H, 2300H,1559H COUNT DW 06H POS_COUNT DB ? NEG_COUNT DB ? DATA ENDS END START</pre>	For basic logic may give 1-2 M
	c	Write an ALP to find the sum of series. Assume series of 10 numbers.	4 M
	Ans	<pre>; Assume TEN , 8 bit HEX numbers CODE SEGMENT ASSUME CS:CODE,DS:DATA START: MOV AX,DATA MOV DS,AX LEA SI,DATABLOCK MOV CL,0AH UP:MOV AL,[SI] ADD RESULT_LSB,[SI]</pre>	Correct program: 4 M For basic logic may give 1-2 M



		<pre> JNC DOWN INC RESULT_MSB DOWN:INC SI LOOP UP CODE ENDS DATA SEGMENT DATABLOCK DB 45H,02H,88H,29H,05H,45H,78H, 95H,62H,30H RESULT_LSB DB 0 RESULT_MSB DB 0 DATA ENDS END </pre>	
	d	With neat sketches demonstrate the use of re-entrant and recursive procedure.	4 M
	Ans	<p>Reentrant Procedure:</p> <p>A reentrant procedure is one in which a single copy of the program code can be shared by multiple users during the same period of time. Re-entrance has two key aspects: The program code cannot modify itself and the local data for each user must be stored separately.</p> <div data-bbox="427 1503 1289 1793" data-label="Diagram"> <pre> graph TD MAINLINE -- CALL --> P1_1[PROCEDURE 1] P1_1 -- CALL --> P2_1[PROCEDURE 2] P2_1 -- CALL --> P1_2[PROCEDURE 1] P1_2 -- RETURN --> P2_1 P2_1 -- RETURN --> MAINLINE P1_1 -- RETURN --> NEXT[Next Mainline Instruction After Call] </pre> </div> <p>Recursive procedures:</p> <p>An active procedure that is invoked from within itself or from within another</p>	<p>Reentrant: 2 M and recursive procedure explanation With both diagram :2M</p>

		<p>active procedure is a recursive procedure. Such an invocation is called recursion. A procedure that is invoked recursively must have the RECURSIVE attribute specified in the PROCEDURE statement.</p> 	
4		Attempt any THREE :	12 M
	a	Describe mechanism for generation of physical address in 8086 with suitable example.	4 M
	Ans	 <p>Fig.: Mechanism used to calculate physical address in 8086</p> <p>As all registers in 8086 are of 16 bit and the physical address will be in 20 bits. For this reason the above mechanism is helpful.</p> <p><u>Logical Address</u> is specified as segment: offset</p> <p><u>Physical address</u> is obtained by shifting the segment address 4 bits to the left and adding the offset address.</p> <p>Thus the physical address of the logical address A4FB:4872 is:</p> $ \begin{array}{r} \text{A4FB0} \\ + \quad 4872 \\ \hline \end{array} $	<p>For diagram or computation shown 1M , Explanation 2 M , and for example 1 M</p>



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2013 Certified)

		<div>A9822</div> <div>OR</div> <div><ul style="list-style-type: none">i.e. Calculate physical Address for the given CS= 3525H, IP= 2450H.</div> <table><tr><td>CS</td><td></td><td>3</td><td>5</td><td>2</td><td>5</td><td>0</td><td>Implied Zero</td></tr><tr><td>IP</td><td>+</td><td>-</td><td>2</td><td>4</td><td>5</td><td>5</td><td rowspan="2"></td></tr><tr><td>Physical Address</td><td></td><td>3</td><td>7</td><td>6</td><td>A</td><td>5</td><td><u>i.e. 376A5H</u></td></tr></table>	CS		3	5	2	5	0	Implied Zero	IP	+	-	2	4	5	5		Physical Address		3	7	6	A	5	<u>i.e. 376A5H</u>	
CS		3	5	2	5	0	Implied Zero																				
IP	+	-	2	4	5	5																					
Physical Address		3	7	6	A	5		<u>i.e. 376A5H</u>																			
	b	Write ALP to count ODD and EVEN numbers in an array.	4 M																								
Ans	<div>;Count ODD and EVEN No.S In Given ;Array Of 16 Bit No.</div> <div>;Assume array of 10 no.s</div> <div>CODE SEGMENT</div> <div>ASSUME CS:CODE,DS:DATA</div> <div>START: MOV AX,DATA</div> <div>MOV DS,AX</div> <div>MOV DX,0000H</div> <div>MOV CX,COUNT</div> <div>MOV SI, OFFSET ARRAY1</div> <div>NEXT: MOV AX,[SI]</div> <div>ROR AX,01H</div> <div>JC ODD_1</div> <div>INC DL</div> <div>JMP COUNT_IT</div> <div>ODD_1 : INC DH</div> <div>COUNT_IT: INC SI</div> <div>INC SI</div> <div>LOOP NEXT</div> <div>MOV ODD_COUNT,DH</div> <div>MOV EVENCNT,DL</div> <div>MOV AH,4CH</div> <div>INT 21H</div> <div>CODE ENDS</div> <div>DATA SEGMENT</div> <div>ARRAY1 DW F423H, 6523H, B658H, 7612H, 9875H,</div> <div>2300H, 1559H, 1000H, 4357H, 2981H</div> <div>COUNT DW 0AH</div> <div>ODD_COUNT DB ?</div> <div>EVENCNT DB ?</div>		<div>Correct</div> <div>program: 4 M</div> <div>For basic</div> <div>logic may</div> <div>give 1-2 M</div>																								



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2013 Certified)

		DATA ENDS END START	
	c	Write ALP to perform block transfer operation of 10 numbers.	4 M
	Ans	<pre>;Assume block of TEN 16 bit no.s ;Data Block Transfer Using String Instruction CODE SEGMENT ASSUME CS:CODE,DS:DATA,ES:EXTRA MOV AX,DATA MOV DS,AX MOV AX,EXTRA MOV ES,AX MOV CX,000AH LEA SI,BLOCK1 LEA DI,ES:BLOCK2 CLD REPZ MOVSW MOV AX,4C00H INT 21H CODE ENDS DATA SEGMENT BLOCK1 DW 1001H,4003H,6005H,2307H,4569H, 6123H, 1865H, 2345H,4000H,8888H DATA ENDS EXTRA SEGMENT BLOCK2 DW ? EXTRA ENDS END</pre>	Correct program: 4 M For basic logic may give 1-2 M
	d	Write ALP using procedure to solve equation such as $Z = (A+B)*(C+D)$	4 M
	Ans	<pre>; Procedure For Addition SUM PROC NEAR ADD AL,BL RET SUM ENDP DATA SEGMENT NUM1 DB 10H NUM2 DB 20H NUM3 DB 30H NUM4 DB 40H RESULT DB? DATA ENDS CODE SEGMENT ASSUME CS: CODE,DS:DATA</pre>	Correct program: 4 M For basic logic may give 1-2 M



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2013 Certified)

		<pre>START:MOV AX,DATA MOV DS,AX MOV AL,NUM1 MOV BL,NUM2 CALL SUM MOV CL,AL MOV AL, NUM3 MOV BL,NUM4 CALL SUM MUL CL MOV RESULT,AX MOV AH,4CH INT 21H CODE ENDS END</pre>	
	e	Write ALP using macro to perform multiplication of two 8 Bit Unsigned numbers.	4 M
	Ans	<pre>; Macro For Multiplication PRODUCT MACRO FIRST,SECOND MOV AL,FIRST MOV BL,SECOND MUL BL PRODUCT ENDM DATA SEGMENT NO1 DB 05H NO2 DB 04H MULTIPLE DW ? DATA ENDS CODE SEGMENT ASSUME CS: CODE,DS:DATA START:MOV AX,DATA MOV DS,AX PRODUCT NO1,NO2 MOV MULTIPLE, AX MOV AH,4CH INT 21H CODE ENDS END</pre>	Correct program: 4 M For basic logic may give 1-2 M
5		Attempt any TWO :	12 M
	a	Draw architectural block diagram of 8086 and describe its register organization.	6 M



Ans




Diagram : 3M

List of
Register : 1M,

Any 4
registers
explanation :
½ M each

Register Organization of 8086

1. **AX** (Accumulator) – Used to store the result for arithmetic / logical operations
2. **BX** – Base – used to hold the offset address or data
3. **CX** – acts as a counter for repeating or looping instructions.
4. **DX** – holds the high 16 bits of the product in multiply (also handles divide operations)
5. **CS** – Code Segment – holds base address for all executable instructions in a program
6. **SS** - Base address of the stack
7. **DS** – Data Segment – default base address for variables
8. **ES** – Extra Segment – additional base address for memory variables in extra segment.
9. **BP** – Base Pointer – contains an assumed offset from the SS register.
10. **SP** – Stack Pointer – Contains the offset of the top of the stack.



		<p>11. SI – Source Index – Used in string movement instructions. The source string is pointed to by the SI register.</p> <p>12. DI – Destination Index – acts as the destination for string movement instructions</p> <p>13. IP – Instruction Pointer – contains the offset of the next instruction to be executed.</p> <p>14. Flag Register – individual bit positions within register show status of CPU or results of arithmetic operations.</p>	
	b	Demonstrate in detail the program development steps in assembly language programming.	6 M
	Ans	<p><u>Program Development steps</u></p> <ol style="list-style-type: none"> Defining the problem The first step in writing program is to think very carefully about the problem that you want the program to solve. Algorithm The formula or sequence of operations or task need to perform by your program can be specified as a step in general English is called algorithm. Flowchart The flowchart is a graphically representation of the program operation or task. <div style="border: 1px solid black; padding: 10px; margin: 10px 0;"> <p>Flowchart Symbols</p> <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="border: 1px solid black; padding: 5px; width: 15%;">Process</div> <div style="border: 1px solid black; padding: 5px; width: 20%; transform: rotate(-15deg); transform-origin: center;">Input/output</div> <div style="border: 1px solid black; padding: 5px; width: 20%; text-align: center;">Decision</div> </div> <div style="display: flex; justify-content: space-around; align-items: center; margin-top: 10px;"> <div style="border: 1px solid black; padding: 5px; width: 25%;">Subroutine</div> <div style="border: 1px solid black; border-radius: 15px; padding: 5px; width: 20%; text-align: center;">Start/Termination</div> <div style="border: 1px solid black; padding: 5px; width: 15%;">Connector</div> </div> </div> <ol style="list-style-type: none"> Initialization checklist Initialization task is to make the checklist of entire variables, constants, all the registers, flags and programmable ports. Choosing instructions We should choose those instructions that make program smaller in size and more importantly efficient in execution. Converting algorithms to assembly language program Every step in the algorithm is converted into program statement using correct and efficient instructions or group of instructions. 	<p>Each step : 1M</p> <p>(Flowchart symbols are optional)</p>



	c	Illustrate the use of any three branching instructions.	6 M
	Ans	<p>BRANCH INSTRUCTIONS</p> <p>Branch instruction transfers the flow of execution of the program to a new address specified in the instruction directly or indirectly. When this type of instruction is executed, the CS and IP registers get loaded with new values of CS and IP corresponding to the location to be transferred.</p> <p><u>Unconditional Branch Instructions :</u></p> <p>1. CALL : Unconditional Call</p> <p>The CALL instruction is used to transfer execution to a subprogram or procedure by storing return address on stack. There are two types of calls- NEAR (Inter-segment) and FAR(Intra-segment call). Near call refers to a procedure call which is in the same code segment as the call instruction and far call refers to a procedure call which is in different code segment from that of the call instruction.</p> <p>Syntax: CALL procedure_name</p> <p>2. RET: Return from the Procedure.</p> <p>At the end of the procedure, the RET instruction must be executed. When it is executed, the previously stored content of IP and CS along with Flags are retrieved into the CS, IP and Flag registers from the stack and execution of the main program continues further.</p> <p>Syntax :RET</p> <p>3. JMP: Unconditional Jump</p> <p>This instruction unconditionally transfers the control of execution to the specified address using an 8-bit or 16-bit displacement. No Flags are affected by this instruction.</p> <p>Syntax : JMP Label</p> <p>4. IRET: Return from ISR</p> <p>When it is executed, the values of IP, CS and Flags are retrieved from the stack to continue the execution of the main program.</p> <p>Syntax: IRET</p> <p>Conditional Branch Instructions</p> <p>When this instruction is executed, execution control is transferred to the address specified relatively in the instruction</p> <p>1. JZ/JE Label</p> <p>Transfer execution control to address 'Label', if ZF=1.</p> <p>2. JNZ/JNE Label</p> <p>Transfer execution control to address 'Label', if ZF=0</p> <p>3. JS Label</p> <p>Transfer execution control to address 'Label', if SF=1.</p>	Any 3 branch instructions: 2M each



		<p>4. JNS Label Transfer execution control to address 'Label', if SF=0.</p> <p>5. JO Label Transfer execution control to address 'Label', if OF=1.</p> <p>6. JNO Label Transfer execution control to address 'Label', if OF=0.</p> <p>7. JNP Label Transfer execution control to address 'Label', if PF=0.</p> <p>8. JP Label Transfer execution control to address 'Label', if PF=1.</p> <p>9. JB Label Transfer execution control to address 'Label', if CF=1.</p> <p>10. JNB Label Transfer execution control to address 'Label', if CF=0.</p> <p>11. JCXZ Label Transfer execution control to address 'Label', if CX=0</p> <p>Conditional LOOP Instructions.</p> <p>12. LOOP Label : Decrease CX, jump to label if CX not zero.</p> <p>13.LOOPE label Decrease CX, jump to label if CX not zero and Equal (ZF = 1).</p> <p>14.LOOPZ label Decrease CX, jump to label if CX not zero and ZF= 1.</p> <p>15.LOOPNE label Decrease CX, jump to label if CX not zero and Not Equal (ZF = 0).</p> <p>16. LOOPNZ label Decrease CX, jump to label if CX not zero and ZF=0</p>	
6		Attempt any TWO :	12 M
	a	Describe any six addressing modes of 8086 with suitable diagram.	6 M

Ans	<p><u>Different addressing modes of 8086 :</u></p> <div style="border: 1px solid black; padding: 10px; margin: 10px auto; width: 80%; text-align: center;"> <p>Addressing Modes</p> <table style="margin: 0 auto; width: 100%;"> <tr> <td style="width: 25%;">Immediate</td> <td style="width: 25%;">Memory Reference</td> <td style="width: 25%;">Register Reference</td> <td style="width: 25%;">Displacement Addressing</td> </tr> <tr> <td></td> <td> <table style="margin: 0 auto; width: 100%;"> <tr> <td>Memory Direct</td> <td>Memory Indirect</td> </tr> </table> </td> <td> <table style="margin: 0 auto; width: 100%;"> <tr> <td>Register</td> <td>Register Indirect</td> </tr> </table> </td> <td></td> </tr> <tr> <td colspan="4" style="height: 40px;"></td> </tr> <tr> <td></td> <td>Indexed Addressing</td> <td>Base Addressing</td> <td>Relative Addressing</td> </tr> </table> </div> <p>1. Immediate: In this addressing mode, immediate data is a part of instruction, and appears in the form of successive byte or bytes.</p> <p>ex. MOV AX, 0050H</p> <div style="margin: 10px auto; width: 200px; text-align: center;"> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%; padding: 5px; color: green;">Opcode</td> <td style="width: 50%; padding: 5px; color: green;">Address</td> </tr> </table> <div style="margin-top: 10px;"> <p>↓</p> <p style="font-size: small;">Data is directly stored here.</p> </div> </div> <p>2. Direct: In the direct addressing mode, a 16 bit address (offset) is directly specified in the instruction as a part of it.</p> <p>ex. MOV AX, [1 0 0 0 H]</p> <div style="margin: 10px auto; width: 400px; text-align: center;"> <table style="width: 100%;"> <tr> <td style="width: 50%;">Instruction</td> <td style="width: 50%;">Memory</td> </tr> <tr> <td style="border: 1px solid black; padding: 5px; color: green;">Effective address</td> <td style="border: 1px solid black; padding: 5px; color: green;">Data</td> </tr> </table> <div style="margin-top: 10px;"> <p>→</p> </div> </div> <p>3. Register: In register addressing mode, the data is stored in a register and it is referred using the particular register. All the registers except IP may be used in this mode.</p> <p>ex. 1) MOV AX, BX</p>	Immediate	Memory Reference	Register Reference	Displacement Addressing		<table style="margin: 0 auto; width: 100%;"> <tr> <td>Memory Direct</td> <td>Memory Indirect</td> </tr> </table>	Memory Direct	Memory Indirect	<table style="margin: 0 auto; width: 100%;"> <tr> <td>Register</td> <td>Register Indirect</td> </tr> </table>	Register	Register Indirect							Indexed Addressing	Base Addressing	Relative Addressing	Opcode	Address	Instruction	Memory	Effective address	Data	<p>Any 6 addressing modes correct description: 1M each</p>
Immediate	Memory Reference	Register Reference	Displacement Addressing																									
	<table style="margin: 0 auto; width: 100%;"> <tr> <td>Memory Direct</td> <td>Memory Indirect</td> </tr> </table>	Memory Direct	Memory Indirect	<table style="margin: 0 auto; width: 100%;"> <tr> <td>Register</td> <td>Register Indirect</td> </tr> </table>	Register	Register Indirect																						
Memory Direct	Memory Indirect																											
Register	Register Indirect																											
	Indexed Addressing	Base Addressing	Relative Addressing																									
Opcode	Address																											
Instruction	Memory																											
Effective address	Data																											



	<div><div>Instruction</div><div>Register</div></div> <div><div>Register</div>→<div>Data</div></div>	
	<p>4. Register Indirect: In this addressing mode, the address of the memory location which contains data or operand is determined in an indirect way using offset registers. The offset address of data is in either BX or SI or DI register. The default segment register is either DS or ES.</p> <p>e.g. MOV AX, [BX]</p> <p>5. Indexed: In this addressing mode offset of the operand is stored in one of the index register. DS and ES are the default segments for index registers SI and DI respectively</p> <p>e.g. MOV AX, [SI]</p> <p>6. Register Relative: In this addressing mode the data is available at an effective address formed by adding an 8-bit or 16-bit displacement with the content of any one of the registers BX, BP, SI and DI in the default either DS or ES segment.</p> <p>e.g. MOV AX, 50H[BX]</p> <p>7. Based Indexed: In this addressing mode the effective address of the data is formed by adding the content of a base register (any one of BX or BP) to the content of an index register (any one of SI or DI). The default segment register may be ES or DS.</p> <p>e.g. MOV AX, [BX][SI]</p> <p>8. Relative Based Indexed: The effective address is formed by adding an 8-bit or 16-bit displacement with the sum of contents of any one of the base register (BX or BP) and any one of the index registers in a default segment.</p> <p>e.g. MOV AX, 50H[BX][SI]</p> <p>9. Implied addressing mode:</p>	



		<p>No address is required because the address is implied in the instruction itself. e.g NOP,STC,CLI,CLD,STD</p> <p style="text-align: center;">Instruction</p> <div style="border: 1px solid black; padding: 5px; text-align: center; margin: 10px auto; width: 150px;"> Data </div>	
	b	<p>Select an appropriate instruction for each of the following & write :</p> <p>i) Rotate the content of DX to write 2 times without carry</p> <p>ii) Multiply content of AX by 06H</p> <p>iii) Load 4000H in SP register</p> <p>iv) Copy the contents of BX register to CS</p> <p>v) Signed division of BL and AL</p> <p>vi) Rotate AX register to right through carry 3 times.</p>	6 M
	Ans	<p>i)</p> <p>MOV CL,02H</p> <p>ROR DX,CL</p> <p style="text-align: center;">(OR)</p> <p>ROR DX,03H</p> <p>ii)</p> <p style="text-align: center;">MOV BX,06h</p> <p style="text-align: center;">MUL BX</p> <p>iii)</p> <p>MOV SP,4000H</p> <p>iv)</p> <p>The contents if CS register cannot be modified directly , Hence no instructions are used However examiner can give marks if question is attempted.</p> <p>v)</p>	Each correct answer : 1 M each



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2013 Certified)

		IDIV BL vi) MOV CL,03H RCR AX,CL (OR) RCR AX,03H	
	c	Write an ALP to arrange numbers in array in descending order.	6 M
	Ans	DATA SEGMENT ARRAY DB 15H,05H,08H,78H,56H DATA ENDS CODE SEGMENT START:ASSUME CS:CODE,DS:DATA MOV DX,DATA MOV DS,DX MOV BL,05H STEP1: MOV SI,OFFSET ARRAY MOV CL,04H STEP: MOV AL,[SI] CMP AL,[SI+1] JNC DOWN XCHG AL,[SI+1] XCHG AL,[SI] DOWN:ADD SI,1 LOOP STEP DEC BL JNZ STEP1 MOV AH,4CH INT 21H CODE ENDS END START	Correct Program: 6M (For basic logic may give 2-4 M)