```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity LogicalStep_Lab2_top is port ()
  clkin_50» » » : in» std_logic;
                      : in std_logic_vector(3 downto 0);
  pb»
  sw std_logic_vector(7 downto 0); -- The switch inputs --
leds sw so sw sw sw : in std_logic_vector(7 downto 0); -- The switch inputs --
leds sw sw sw : out std_logic_vector(7 downto 0); -- for displaying the switch contents
seg7_data sw : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment --
seg7_charl sw : out std_logic; sw sw sw -- seg7_digitl_selector --
  seg7_char2 >> : out>std_logic>>>
end LogicalStep_Lab2_top;
architecture SimpleCircuit of LogicalStep_Lab2_top is
  component SevenSegment port (
   hex >>> : in std_logic_vector(3 downto 0); -- The 4 bit data to be displayed=
sevenseg >>: out std_logic_vector(6 downto 0) -- 7-bit outputs to a 7-segment==
  end component;
  component segment7_mux port (
  clk »» » : » in std_logic := '0';
              : in std_logic_vector(6 downto 0);
           » : »in std_logic_vector(6 downto 0);
   DTN1
           » : vout std logic vector(6 downto 0);
   DOUT>>>
           . . out std_logic;
. . out std_logic
   DTG2
   DIG1»
   component display_hex_mux port(
    hex_num0 >>> : in std_logic_vector(7 downto 0);
    hex_num1» : in std_logic_vector(7 downto 0);
     mux_select >: in std_logic_vector(3 downto 0);
     hex_out » » : out std_logic_vector(7 downto 0)
    component led_hex_mux port(
     hex_num0 : in std_logic_vector(7 downto 0);
hex_num1 : in std_logic_vector(7 downto 0);
     mux_select>: in std_logic_vector(3 downto 0);
     hex_out >> : out std_logic_vector(7 downto 0)
    end component;
    component logic_processor port(
    hex_A >>> > : in std_logic_vector(3 downto 0);
                : in std_logic_vector(3 downto 0);
               » : in std_logic_vector(3 downto 0);
    logic_func > : out std_logic_vector(3 downto 0)
```

```
signal seg7_A -- : std_logic_vector(6 downto 0); -- left display --
signal seg7_B -- : std_logic_vector(6 downto 0); -- right display --
signal seg7_C -- : std_logic_vector(7 downto 0); -- output of display mux-
                    : std_logic_vector(3 downto 0); -- right 4 switches
: std_logic_vector(7 downto 4); -- left 4 switches
: std_logic_vector(7 downto 0); -- all 8 switches
  signal hex A>
  signal hex_B»
  signal hex_C»
  signal logic_func >: std_logic_vector(3 downto 0); -- logic processor output
  signal sum >>> > : std_logic_vector(7 downto 0); -- sum of two switch inputs
  signal hex_seg_A : std_logic_vector(3 downto 0); -- left display int value
signal hex_seg_B : std_logic_vector(3 downto 0); -- right display int value
  hex_A <= sw(3 downto 0);</pre>
  hex_B <= sw(7 downto 4);</pre>
  hex_C <= hex_B & hex_A;</pre>
  hex_seg_A <= seg7_C(7 downto 4);</pre>
  hex_seg_B <= seg7_C(3 downto 0);</pre>
  sum <= std_logic_vector(unsigned("0000" & hex_A) + unsigned("0000" & hex_B)); --sum of hex_a and hex_b</pre>
  INST1: SevenSegment port map(hex_seg_A, seg7_A);
  INST2: SevenSegment port map(hex_seg_B, seg7_B);
  INST3: segment7_mux port map(clkin_50, seg7_A, seg7_B, seg7_data, seg7_char1, seg7_char2);
  INST4: display_hex_mux port map(hex_C, sum, pb, seg7_C);
  INST5: led_hex_mux port map("0000" & logic_func, sum, pb, leds);
  INST6: logic_processor port map(hex_A, hex_B, pb, logic_func);
end SimpleCircuit;
```

SevenSegment.vhd

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity SevenSegment is port (
        : in std_logic_vector(3 downto 0); -- The 4 bit data to be displayed:
   sevenseg : out std_logic_vector(6 downto 0) -- 7-bit outputs to a 7-segment
end SevenSegment;
architecture Behavioral of SevenSegment is
                                --GFEDCBA 3210 -- data in -- <= "0111111" when "0000", -- [0] --
  with hex select
 sevenseg
                     "0000110" when "0001",
                      "1011011" when "0010",
                      "1001111" when "0011",
                      "1100110" when "0100",
                      "1101101" when "0101",
                      "1111101" when "0110",
                      "0000111" when "0111",
                      "1111111" when "1000",
                      "1101111" when "1001",
                      "1110111" when "1010",
"1111100" when "1011",
                      "1011000" when "1100",
                      "1011110" when "1101",
                      "1111001" when "1110", -- [E]
"1110001" when "1111", -- [F]
                      "0000000" when others;
end architecture Behavioral;
```

display_hex_mux.vhd

```
library ieee;
use ieee.std_logic_1164.all;
entity display_hex_mux is
 hex_num1, hex_num0 : in std_logic_vector(7 downto 0); --hex C, sum
 mux_select >> >> : in std_logic_vector(3 downto 0);
                 : out std logic vector(7 downto 0)
 hex_out>>>
end entity display_hex_mux;
architecture mux_logic of display_hex_mux is
with mux select select
hex_out <= hex_num1 when "0111", --when pb3 is pressed;</pre>
       hex_num0 when "1111", --when pb3 is not pressed with less than 2 buttons pressed
        hex_num0 when "1011",
        hex num0 when "1101",
        hex_num0 when "1110",
        "10001000" when others; --when 2 or more buttons are pressed
end mux_logic; =
```

led_hex_mux.vhd

```
library ieee;
use ieee.std_logic_1164.all;
entity led_hex_mux is
 hex_num1, hex_num0> : in std_logic_vector(7 downto 0); --logic_func, sum
 mux_select >> >> : in std_logic_vector(3 downto 0);
                 : out std_logic_vector(7 downto 0)
 hex_out>>
end entity led_hex_mux;
architecture mux_logic of led_hex_mux is
with mux_select select
hex_out <= hex_num1 when "0111", --when pb3 is pressed=</pre>
      hex_num0 when "1111", --when pb3 is not pressed and less than 2 buttons are pressed
       hex_num0 when "1011",
       hex_num0 when "1101",
       hex_num0 when "1110",
       "11111111" when others; --when 2 or more buttons are pressed
end mux_logic;
```

logic_processor.vhd

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity logic_processor is
 hex_A, hex_B»
                   : in std_logic_vector(3 downto 0);
 logic_func>
                  » : out std_logic_vector(3 downto 0)
end entity logic_processor;
architecture logic of logic processor is
signal sum
                   : std_logic_vector(3 downto 0);
sum <= std_logic_vector(unsigned(hex_A) + unsigned(hex_B));</pre>
with pb select
logic_func <= hex_A AND hex_B when "1110",</pre>
         hex_A OR hex_B when "1101",
         hex_A XOR hex_B when "1011",
         sum when "0111",
         "0000" when others;
end logic;
```




Figure 0: compilation report




Figure 1: ADD operator min value is 0 and max value is 30 (F + F = 15 + 15 = 30) eg. 1000 ADD 1011 —> 00010011 (8 + D = 13)



Figure 2: XOR operator eg. 1000 XOR 1011 —> 00000011

Note: AND, OR and XOR operators will always have an output with "0000" as the first 4-bits because the output is only 4-bits which is shown on leds[3..0]




Figure 3: OR operator eg. 1000 OR 1011 —> 00001011




Figure 4: AND operator eg. 1000 OR 1011 —> 00001000




Figure 5: BONUS (when more than one button is pressed, all leds are on)




Figure 6: RTL viewer