

## LogicalStep\_Lab2\_top.vhd

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5
6  entity LogicalStep_Lab2_top is port (
7      clk_50 : in std_logic;
8      pb : in std_logic_vector(3 downto 0);
9      sw : in std_logic_vector(7 downto 0); -- The switch inputs
10     leds : out std_logic_vector(7 downto 0); -- for displaying the switch content
11     seg7_data : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
12     seg7_char1 : out std_logic; -- seg7 digit1 selector
13     seg7_char2 : out std_logic; -- seg7 digit2 selector
14 );
15
16 end LogicalStep_Lab2_top;
17
18 architecture SimpleCircuit of LogicalStep_Lab2_top is
19     --
20     -- Components Used --
21     -----
22     component SevenSegment port (
23         hex : in std_logic_vector(3 downto 0); -- The 4 bit data to be displayed
24         sevenseg : out std_logic_vector(6 downto 0) -- 7-bit outputs to a 7-segment
25     );
26     end component;
27
28     component segment7_mux port (
29         clk : in std_logic := '0';
30         DIN2 : in std_logic_vector(6 downto 0);
31         DIN1 : in std_logic_vector(6 downto 0);
32         DOUT : out std_logic_vector(6 downto 0);
33         DIG2 : out std_logic;
34         DIG1 : out std_logic;
35     );
36     end component;
37
38     component display_hex_mux port (
39         hex_num0 : in std_logic_vector(7 downto 0);
40         hex_num1 : in std_logic_vector(7 downto 0);
41         mux_select : in std_logic_vector(3 downto 0);
42         hex_out : out std_logic_vector(7 downto 0);
43     );
44     end component;
45
46     component led_hex_mux port (
47         hex_num0 : in std_logic_vector(7 downto 0);
48         hex_num1 : in std_logic_vector(7 downto 0);
49         mux_select : in std_logic_vector(3 downto 0);
50         hex_out : out std_logic_vector(7 downto 0);
51     );
52     end component;
53
54     component logic_processor port (
55         hex_A : in std_logic_vector(3 downto 0);
56         hex_B : in std_logic_vector(3 downto 0);
57         pb : in std_logic_vector(3 downto 0);
58         logic_func : out std_logic_vector(3 downto 0);
59     );
60     end component;
61
62
```

```

63 -- Create any signals, or temporary variables to be used==
64 --==
65 -- std_logic_vector is a signal which can be used for logic operations such as OR, AND, NOT, XOR==
66 --==
67 > signal seg7_A > : std_logic_vector(6 downto 0); -- left display==
68 > signal seg7_B > : std_logic_vector(6 downto 0); -- right display==
69 > signal seg7_C > : std_logic_vector(7 downto 0); -- output of display mux==
70 ==
71 > signal hex_A > : std_logic_vector(3 downto 0); -- right 4 switches==
72 > signal hex_B > : std_logic_vector(7 downto 4); -- left 4 switches==
73 > signal hex_C > : std_logic_vector(7 downto 0); -- all 8 switches==
74 ==
75 > signal logic_func : std_logic_vector(3 downto 0); -- logic processor output==
76 > signal sum >>> : std_logic_vector(7 downto 0); -- sum of two switch inputs==
77 ==
78 > signal hex_seg_A : std_logic_vector(3 downto 0); -- left display int value==
79 > signal hex_seg_B : std_logic_vector(3 downto 0); -- right display int value==
80 ==
81 -- Here the circuit begins==
82 ==
83 begin==
84 > hex_A <= sw(3 downto 0); --
85 > hex_B <= sw(7 downto 4); --
86 > hex_C <= hex_B & hex_A; --
87 > hex_seg_A <= seg7_C(7 downto 4); --
88 > hex_seg_B <= seg7_C(3 downto 0); --
89 > sum <= std_logic_vector(unsigned("0000" & hex_A) + unsigned("0000" & hex_B)); --sum of hex_a and hex_b==
90 ==
91 --COMPONENT HOOKUP==
92 --==
93 -- generate the seven segment coding==
94 ==
95 > INST1: SevenSegment port map(hex_seg_A, seg7_A); --
96 > INST2: SevenSegment port map(hex_seg_B, seg7_B); --
97 > INST3: segment7_mux port map(clkin_50, seg7_A, seg7_B, seg7_data, seg7_char1, seg7_char2);==
98 > INST4: display_hex_mux port map(hex_C, sum, pb, seg7_C); --
99 > INST5: led_hex_mux port map("0000" & logic_func, sum, pb, leds);==
100 > INST6: logic_processor port map(hex_A, hex_B, pb, logic_func);==
101 ==
102 end SimpleCircuit; --

```

## SevenSegment.vhd

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  -----
6  -- 7-segment display driver. It displays a 4-bit number on a 7-segment--
7  -- This is created as an entity so that it can be reused many times easily--
8  --
9
10 entity SevenSegment is port (
11
12     hex      : in  std_logic_vector(3 downto 0);  -- The 4 bit data to be displayed--
13
14     sevenseg  : out std_logic_vector(6 downto 0)    -- 7-bit outputs to a 7-segment--
15 );
16 end SevenSegment;
17
18 architecture Behavioral of SevenSegment is
19
20     --
21     -- The following statements convert a 4-bit input, called dataIn to a pattern of 7 bits--
22     -- The segment turns on when it is '1' otherwise '0'--
23     --
24     begin
25         with hex select
26             sevenseg <= "0111111" when "0000", -- [0]--
27             "0000110" when "0001", -- [1]--
28             "1011011" when "0010", -- [2]  +---- a ----+
29             "1001111" when "0011", -- [3]  |          |
30             "1100110" when "0100", -- [4]  |          |
31             "1101101" when "0101", -- [5]  f          b
32             "1111101" when "0110", -- [6]  |          |
33             "0000111" when "0111", -- [7]  |          |
34             "1111111" when "1000", -- [8]  +---- g ----+
35             "1101111" when "1001", -- [9]  |          |
36             "1110111" when "1010", -- [A]  |          |
37             "1111100" when "1011", -- [b]  e          c
38             "1011000" when "1100", -- [c]  |          |
39             "1011110" when "1101", -- [d]  |          |
40             "1111001" when "1110", -- [E]  +---- d ----+
41             "1110001" when "1111", -- [F]--
42             "0000000" when others; -- [ ]--
43     end architecture Behavioral;
44     -----

```

## display\_hex\_mux.vhd

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity display_hex_mux is
5  port (
6      hex_num1, hex_num0 : in std_logic_vector(7 downto 0); --hex_C, sum--
7      mux_select         : in std_logic_vector(3 downto 0);
8      hex_out            : out std_logic_vector(7 downto 0)
9  );
10
11 end entity display_hex_mux;
12
13 architecture mux_logic of display_hex_mux is
14
15     begin
16
17         -- for the multiplexing of two hex input busses--
18         with mux_select select
19             hex_out <= hex_num1 when "0111", --when pb3 is pressed--
20             hex_num0 when "1111", --when pb3 is not pressed with less than 2 buttons pressed--
21             hex_num0 when "1011",
22             hex_num0 when "1101",
23             hex_num0 when "1110",
24             "10001000" when others; --when 2 or more buttons are pressed--
25     end mux_logic;

```

## led\_hex\_mux.vhd

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity led_hex_mux is
5  port (
6    hex_num1, hex_num0 : in std_logic_vector(7 downto 0); --logic_func, sum
7    mux_select : in std_logic_vector(3 downto 0);
8    hex_out : out std_logic_vector(7 downto 0)
9  );
10
11 end entity led_hex_mux;
12
13 architecture mux_logic of led_hex_mux is
14
15 begin
16
17 -- for the multiplexing of two hex input busses
18 with mux_select select
19 hex_out <= hex_num1 when "0111", --when pb3 is pressed
20           hex_num0 when "1111", --when pb3 is not pressed and less than 2 buttons are pressed
21           hex_num0 when "1011",
22           hex_num0 when "1101",
23           hex_num0 when "1110",
24           "11111111" when others; --when 2 or more buttons are pressed
25 end mux_logic;
```

## logic\_processor.vhd

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity logic_processor is
6  port(
7    hex_A, hex_B : in std_logic_vector(3 downto 0);
8    pb : in std_logic_vector(3 downto 0);
9    logic_func : out std_logic_vector(3 downto 0)
10 );
11 end entity logic_processor;
12
13 architecture logic of logic_processor is
14
15 signal sum : std_logic_vector(3 downto 0);
16
17 begin
18
19 sum <= std_logic_vector(unsigned(hex_A) + unsigned(hex_B));
20
21 with pb select
22 logic_func <= hex_A AND hex_B when "1110",
23             hex_A OR hex_B when "1101",
24             hex_A XOR hex_B when "1011",
25             sum when "0111",
26             "0000" when others;
27
28 end logic;
```




Figure 0: compilation report

## Simulations




Figure 1: ADD operator

min value is 0 and max value is 30 ( $F + F = 15 + 15 = 30$ )  
 eg. 1000 ADD 1011  $\rightarrow$  00010011 ( $8 + D = 13$ )




Figure 2: XOR operator

eg. 1000 XOR 1011  $\rightarrow$  00000011

Note: AND, OR and XOR operators will always have an output with "0000" as the first 4-bits because the output is only 4-bits which is shown on leds[3..0]




Figure 3: OR operator  
eg. 1000 OR 1011 → 00001011




Figure 4: AND operator  
eg. 1000 AND 1011 → 00001000




Figure 5: BONUS (when more than one button is pressed, all leds are on)




Figure 6: RTL viewer