

Structural VHDL Design Top File

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.numeric_std.ALL;
4
5  ENTITY LogicalStep_Lab4_top IS
6  PORT(
7      clk_in_50      : in  std_logic;
8      rst_n          : in  std_logic;
9      pb             : in  std_logic_vector(3 downto 0); -- The switch inputs
10     sw              : in  std_logic_vector(7 downto 0); -- for displaying the switch content
11     leds            : out std_logic_vector(7 downto 0); -- 7-bit outputs to a 7-segment
12     seg7_data       : out std_logic_vector(6 downto 0); -- seg7 digi selectors
13     seg7_char1      : out std_logic; -- seg7 digi selectors
14     seg7_char2      : out std_logic; -- seg7 digi selectors
15 );
16 END LogicalStep_Lab4_top;
17
18 ARCHITECTURE SimpleCircuit OF LogicalStep_Lab4_top IS
19     component compx4 port (
20         a0, b0, a1, b1, a2, b2, a3, b3 : in std_logic;
21         a_less_b, a_equal_b, a_more_b : out std_logic
22     );
23     end component;
24
25     component Moore_SM port (
26         clk_input, rst_n : in std_logic;
27         MORE, EQUAL, LESS : in std_logic;
28         current_value : out std_logic_vector(3 downto 0)
29     );
30     end component;
31
32     component segment7_mux port (
33         clk : in std_logic := '0';
34         DIN2 : in std_logic_vector(6 downto 0);
35         DIN1 : in std_logic_vector(6 downto 0);
36         DOUT : out std_logic_vector(6 downto 0);
37         DIG2 : out std_logic;
38         DIG1 : out std_logic
39     );
40     end component;
41
42     component SevenSegment port (
43         hex : in std_logic_vector(3 downto 0); -- digit 1 shows state number in hex of state machine; if they don't match; it changes
44         sevenseg : out std_logic_vector(6 downto 0) -- target is sw [3..0] and displayed on right digit
45     );
46     end component;
47
48     -----
49     CONSTANT SIM : boolean := FALSE; -- set to TRUE for simulation runs otherwise keep at 0.
50     CONSTANT CLK_DIV_SIZE : INTEGER := 24; -- size of vectors for the counters
51
52     signal Main_CLK : STD_LOGIC; -- main clock to drive sequencing of State Machine
53
54     signal bin_counter : UNSIGNED(CLK_DIV_SIZE-1 downto 0); -- := to_unsigned(0,CLK_DIV_SIZE); -- reset binary counter to zero
55
56     signal Simple_States : std_logic_vector(7 downto 4);
57     signal Left0_Right1 : std_logic;
58
59     signal more : std_logic; -- for 4-bit comparator
60     signal less : std_logic; -- for 4-bit comparator
61     signal equal : std_logic; -- for 4-bit comparator
62
63     signal current_value : std_logic_vector(3 downto 0);
64     signal target_value : std_logic_vector(3 downto 0);
65
66     signal seg7_A : std_logic_vector(6 downto 0); -- left display
67     signal seg7_B : std_logic_vector(6 downto 0); -- right display
68
69     -----
70
71 BEGIN
72
73     -- CLOCKING GENERATOR WHICH DIVIDES THE INPUT CLOCK DOWN TO A LOWER FREQUENCY
74
75     BinCLK: PROCESS(clkin_50, rst_n) is
76     BEGIN
77         IF (rising_edge(clkin_50)) THEN -- binary counter increments on rising clock edge
78             bin_counter <= bin_counter + 1;
79         END IF;
80     END PROCESS;
81
82     Clock_Source:
83         Main_Clk <=
84             clk_in_50 when sim = TRUE else
85             std_logic(bin_counter(23)); -- for simulations only
86                                     -- for real FPGA operation
87
88     -----
89
90     Left0_Right1 <= pb(0); -- switch direction of led(7..4)
91     target_value <= sw(3 downto 0); -- target value based on switches
92
93     leds(7 downto 4) <= Simple_States; -- incrementing/decrementing counter
94     leds(3) <= Main_Clk; -- flashing LED at speed of Main_Clk
95     leds(2) <= more; -- count up led
96     leds(1) <= equal; -- count done led
97     leds(0) <= less; -- count down led
98
99     INST0: compx4 port map (sw(0), current_value(0), sw(1), current_value(1),
100         sw(2), current_value(2), sw(3), current_value(3),
101         more, equal, less); --passes in target value and current value to comparator
102     INST1: Moore_SM port map (Main_Clk, rst_n, more, equal, less, current_value); -- uses slowed down clock
103     INST2: SevenSegment port map (target_value, seg7_A);
104     INST3: SevenSegment port map (current_value, seg7_B);
105     INST4: segment7_mux port map (clk_in_50, seg7_A, seg7_B, seg7_data, seg7_char2, seg7_char1); -- uses fast clock
106
107     -----
108     process (Main_Clk, rst_n) is
109     begin
110         if (rst_n = '0') then
111             Simple_States <= "1000";
112         elsif (rising_edge(Main_Clk)) then
113             if (Left0_Right1 = '1') then -- TRUE for RIGHT shift
114                 Simple_States (7 downto 4) <= Simple_States(4) & Simple_States(7 downto 5); --includes wrap around of shift registers bits
115             else
116                 Simple_States (7 downto 4) <= Simple_States(6 downto 4) & Simple_States(7); --includes wrap around of shift registers bits
117             end if;
118         end if;
119     end process;
120
121 END SimpleCircuit;

```

MSM VHDL file

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  Entity Moore_SM IS Port
6  (
7      clk_input, rst_n          : IN std_logic;
8      MORE, EQUAL, LESS        : IN std_logic;
9      current_value             : OUT std_logic_vector(3 downto 0)
10 );
11 END ENTITY;
12
13 Architecture MSM of Moore_SM is
14     TYPE STATE_NAMES IS (S0, S1, S2, S3, S4, S5, S6, S7,
15                          S8, S9, S10, S11, S12, S13, S14, S15); -- list all the STATES
16
17     signal current_state,next_state : STATE_NAMES; -- signals of type STATE_NAMES
18
19 BEGIN
20     -----
21     --State Machine:
22     -----
23
24     -- REGISTER LOGIC PROCESS
25     -- add clock and any related inputs for state machine register section into Sensitivity List
26
27     Register_Section: PROCESS (clk_input, rst_n,next_state) -- this process synchronizes the activity to a clock
28     BEGIN
29         IF (rst_n = '0') THEN
30             current_state <= S0;
31         ELSIF(rising_edge(clk_input)) THEN
32             current_state <=next_state;
33         ELSE
34             current_state <= current_state;
35         END IF;
36     END PROCESS;
37
38     -- TRANSITION LOGIC PROCESS (to be combinational only)
39     -- add all transition inputs for state machine into Transition section Sensitivity List
40     -- make sure that all conditional statement options are complete otherwise VHDL will infer LATCHES.
41
42     Transition_Section: PROCESS (MORE, LESS, EQUAL, current_state)
43     BEGIN -- based on comparator output, assign state to next_state
44         CASE current_state IS
45             WHEN S0 =>
46                 IF (MORE ='1') THEN
47                     next_state <= S1;
48                 ELSE
49                     next_state <= S0;
50                 END IF;
51             WHEN S1 =>
52                 IF (MORE ='1') THEN
53                     next_state <= S2;
54                 ELSIF (LESS ='1') THEN
55                     next_state <= S0;
56                 ELSE
57                     next_state <= S1;
58                 END IF;
59             WHEN S2 =>
60                 IF (MORE ='1') THEN
61                     next_state <= S3;
62                 ELSIF (LESS ='1') THEN
63                     next_state <= S1;
64                 ELSE
65                     next_state <= S0;
66                 END IF;
67             ELSE
68                 next_state <= S0;
```

```

69      next_state <= S2;
70      END IF;
71
72      WHEN S3 =>
73      IF (MORE = '1') THEN
74      next_state <= S4;
75      ELSIF (LESS = '1') THEN
76      next_state <= S2;
77      ELSE
78      next_state <= S3;
79      END IF;
80
81      WHEN S4 =>
82      IF (MORE = '1') THEN
83      next_state <= S5;
84      ELSIF (LESS = '1') THEN
85      next_state <= S3;
86      ELSE
87      next_state <= S4;
88      END IF;
89
90      WHEN S5 =>
91      IF (MORE = '1') THEN
92      next_state <= S6;
93      ELSIF (LESS = '1') THEN
94      next_state <= S4;
95      ELSE
96      next_state <= S5;
97      END IF;
98
99      WHEN S6 =>
100     IF (MORE = '1') THEN
101     next_state <= S7;
102     ELSIF (LESS = '1') THEN
103     next_state <= S5;
104     ELSE
105     next_state <= S6;
106     END IF;
107
108     WHEN S7 =>
109     IF (MORE = '1') THEN
110     next_state <= S8;
111     ELSIF (LESS = '1') THEN
112     next_state <= S6;
113     ELSE
114     next_state <= S7;
115     END IF;
116
117     WHEN S8 =>
118     IF (MORE = '1') THEN
119     next_state <= S9;
120     ELSIF (LESS = '1') THEN
121     next_state <= S7;
122     ELSE
123     next_state <= S8;
124     END IF;
125
126     WHEN S9 =>
127     IF (MORE = '1') THEN
128     next_state <= S10;
129     ELSIF (LESS = '1') THEN
130     next_state <= S8;
131     ELSE
132     next_state <= S9;
133     END IF;
134

```

```

135 WHEN S10 =>
136 IF (MORE = '1') THEN
137     next_state <= S11;
138 ELSIF (LESS = '1') THEN
139     next_state <= S9;
140 ELSE
141     next_state <= S10;
142 END IF;
143
144 WHEN S11 =>
145 IF (MORE = '1') THEN
146     next_state <= S12;
147 ELSIF (LESS = '1') THEN
148     next_state <= S10;
149 ELSE
150     next_state <= S11;
151 END IF;
152
153 WHEN S12 =>
154 IF (MORE = '1') THEN
155     next_state <= S13;
156 ELSIF (LESS = '1') THEN
157     next_state <= S11;
158 ELSE
159     next_state <= S12;
160 END IF;
161
162 WHEN S13 =>
163 IF (MORE = '1') THEN
164     next_state <= S14;
165 ELSIF (LESS = '1') THEN
166     next_state <= S12;
167 ELSE
168     next_state <= S13;
169 END IF;
170
171 WHEN S14 =>
172 IF (MORE = '1') THEN
173     next_state <= S15;
174 ELSIF (LESS = '1') THEN
175     next_state <= S13;
176 ELSE
177     next_state <= S14;
178 END IF;
179
180 WHEN S15 =>
181 IF (LESS = '1') THEN
182     next_state <= S14;
183 ELSE
184     next_state <= S15;
185 END IF;
186
187 WHEN others =>
188     next_state <= S0;
189 END CASE;
190
191 END PROCESS;
192
193 Decoder_Section: PROCESS(current_state)
194
195 BEGIN -- based on current state, assign 4-bit value to current-value
196 CASE current_state IS
197 WHEN S0 =>
198     current_value <= "0000";
199 WHEN S1 =>
200     current_value <= "0001";

```

```


200         current_value <= "0001";
201     WHEN S2 =>
202         current_value <= "0010";
203     WHEN S3 =>
204         current_value <= "0011";
205     WHEN S4 =>
206         current_value <= "0100";
207     WHEN S5 =>
208         current_value <= "0101";
209     WHEN S6 =>
210         current_value <= "0110";
211     WHEN S7 =>
212         current_value <= "0111";
213     WHEN S8 =>
214         current_value <= "1000";
215     WHEN S9 =>
216         current_value <= "1001";
217     WHEN S10 =>
218         current_value <= "1010";
219     WHEN S11 =>
220         current_value <= "1011";
221     WHEN S12 =>
222         current_value <= "1100";
223     WHEN S13 =>
224         current_value <= "1101";
225     WHEN S14 =>
226         current_value <= "1110";
227     WHEN S15 =>
228         current_value <= "1111";
229     END CASE;
230 END PROCESS;
231
232 END ARCHITECTURE MSM;

```


Resource Utilization


Flow Status	Successful - Thu Jun 29 23:53:04 2017
Quartus Prime Version	15.1.0 Build 185 10/21/2015 SJ Standard Edition
Revision Name	LogicalStep_Lab4_top
Top-level Entity Name	LogicalStep_Lab4_top
Family	MAX 10
Device	10M08SAE144C8G
Timing Models	Final
Total logic elements	103 / 8,064 (1 %)
Total combinational functions	103 / 8,064 (1 %)
Dedicated logic registers	44 / 8,064 (< 1 %)
Total registers	44
Total pins	31 / 101 (31 %)
Total virtual pins	0
Total memory bits	0 / 387,072 (0 %)
Embedded Multiplier 9-bit elements	0 / 48 (0 %)
Total PLLs	0 / 1 (0 %)
UFM blocks	0 / 1 (0 %)
ADC blocks	0 / 1 (0 %)

Simulation of 4 stage Shift Register operating in both directions



When pb[0] is pressed, the direction of the shift register changes, as we can see from the change in direction when pb[0] goes from 1 to 0.

Simulation of Moore State Machine counting over entire range to Max target value



At every rising edge of the clock, the state machine will count either down or up to the max target value, based on the input from the sw.

State Diagram

