```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
    2
    3
                USE ieee.numeric_std.ALL;
    4
    5
            □ENTITY LogicalStep_Lab5_top IS
    6
7
                       PORT
                      clkin_50 : in std_logic; -- The 50 MHz FPGA Clockinput
rst_n : in std_logic; -- The RESET input (ACTIVE LOW)
pb : in std_logic_vector(3 downto 0); -- The push-button inputs (ACTIVE LOW)
sw : in std_logic_vector(7 downto 0); -- The switch inputs
leds : out std_logic_vector(7 downto 0); -- for displaying the switch content
seg7_data : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
seg7_char1 : out std_logic; -- seg7 digi selectors
seg7_char2 : out std_logic -- seg7 digi selectors
-- seg7 digi selectors
    8
  10
  11
12
  13
  14
  15
  16
  17
               END LogicalStep_Lab5_top;
  18
  19
            □ARCHITECTURE SimpleCircuit OF LogicalStep_Lab5_top IS
  20
                       component cycle_generator port (
      clkin : in sto
  21
                                                                             : in std_logic;
: in std_logic;
: in std_logic;
: in integer;
: out std_logic;
: out std_logic
  22
                                        rst n
  24
                                        modu lo
                                       strobe_out
full_cycle_out
  25
26
27
28
29
                       end component;
                      component segment7_mux port (
    clk : in std_logic := '0';
    DIN2 : in std_logic_vector(6 downto 0);
    DIN1 : in std_logic_vector(6 downto 0);
    DOUT : out std_logic_vector(6 downto 0);
    DIG2 : out std_logic;
    cout std_logic;
  30
31
  32
  33
34
  35
  36
                                        DIG1
                                                                  : out std_logic
  37
                       end component;
  38
  39
  40
                       component Lab5_Moore_SM port (
                                                                                                           : IN std_logic;
: IN std_logic;
: IN std_logic;
: IN std_logic;
  41
                              clk_input, rst_n
  42
                              night_mode
  43
                              reduced_mode
  44
                              ns_latch, ew_latch
  45
                              current_value
                                                                                                           : OUT std_logic_vector(4 downto 0)
  46
  47
                       end component;
 48
49
                 omponent synchronizer is port(
               component
input
rst_n
clk_input
output
: in std_logic;
: in std_logic;
: in std_logic;
: out std_logic
               );
end component;
              component traffic_latch is port(
sync_in : in std_logic;
clear : in std_logic;
clk_input : in std_logic;
enable : in std_logic;
                                 : in std_logic;
: in std_logic;
: in std_logic;
: in std_logic;
: in std_logic;
: in std_logic;
: out std_logic
               rst n
               output : o
);
end component;
               CONSTANT SIM
                                                                    : boolean := TRUE ;
              CONSTANT CNTR1_modulo
CONSTANT CNTR2_modulo
CONSTANT CNTR1_modulo_sim
CONSTANT CNTR2_modulo_sim
                                                                    : integer := 25000000;
: integer := 5000000;
: integer := 199;
: integer := 39;
                                                                                                                     -- modulo count for 1Hz cycle generator 1 with 50Mhz clocking input
-- modulo count for 5Hz cycle generator 2 with 50Mhz clocking input
-- modulo count for cycle generator 1 during simulation
-- modulo count for cycle generator 2 during simulation
              SIGNAL CNTR1_modulo_value
SIGNAL CNTR2_modulo_value
                                                                    : integer ;
: integer ;
                                                                                                                      -- modulo count for cycle generator 1
-- modulo count for cycle generator 2
              SIGNAL clken1,clken2
                                                                   : STD_LOGIC;
                                                                                                                      -- clock enables 1 & 2
              SIGNAL strobe1, strobe2
                                                                                                                      -- strobes 1 & 2 with each one being 50% Duty Cycle
              SIGNAL SM_output
                                                                   : std_logic_vector(4 downto 0); -- signal for what state the LTC is at
                                                                   : STD_LOGIC_VECTOR(6 downto 0); -- signals for inputs into seg7_mux.
             SIGNAL seg7_A, seg7_B
              SIGNAL sync_out1, sync_out2
                                                                   : std_logic;
              SIGNAL clearNS, clearEW
                                                                   : std_logic;
              SIGNAL NS_out, EW_out
```

```
MODULO_1_SELECTION: CnTR1_modulo_value <= CNTR1_modulo when SIM = FALSE else CNTR1_modulo_sim;
  98
          MODULO_2_SELECTION: CNTR2_modulo_value <= CNTR2_modulo when SIM = FALSE else CNTR2_modulo_sim;
100
101
102
103
          -- Component Hook-up:
104
105
106
                       cycle_generator port map(clkin_50, rst_n, CNTR1_modulo_value, strobe1, clken1);
cycle_generator port map(clkin_50, rst_n, CNTR2_modulo_value, strobe2, clken2);
          GEN1:
107
          SM: Lab5_Moore_SM port map(strobe1, rst_n, sw(0), sw(1), NS_out, EW_out, SM_output);
MUX: segment7_mux port map(clkin_50, seg7_A, seg7_B, seg7_data, seg7_char1, seg7_char2);
108
109
110
111
112
          SYNC1: synchronizer port map(not pb(0), rst_n, clkin_50, sync_out1); SYNC2: synchronizer port map(not pb(1), rst_n, clkin_50, sync_out2);
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
          LATCH1: traffic_latch port map(sync_out1, clearNS, clkin_50, clken2, rst_n, NS_out); LATCH2: traffic_latch port map(sync_out2, clearEW, clkin_50, clken2, rst_n, EW_out);
          leds(1 downto 0) <= Strobe1 & Strobe2;
leds(6 downto 2) <= SM_output;</pre>
         with SM_output select
  clearNS <= '1' when "01111"
  '0' when others;</pre>
         with SM_output select
clearEW <= '1' when "01111",
'0' when others;
       -- used for simulations
-- leds(0) <= clken1;
-- leds(1) <= Strobe1;
-- leds(2) <= clken2;
-- leds(3) <= Strobe2;
-- leds(7 downto 4) <= State Machine state numbers
130
131
132
133
134
          WITH SM_output select
134
135
                -- the NS TLC
136
         137
                  -- red 1, amber 7, green 4
138
                  seg7_A <=
                       139
140
141
142
                       "0001000" when "00010", "0001000" when "00011", "0001000" when "00100", "0001000" when "00101",
143
144
145
146
                       "1000000" when "00110", "1000000" when "00111",
147
148
149
                          ----- R solid
0000001" when "01000"
                       150
151
152
153
154
155
156
157
158
159
160
161
162
163
```

```
164
         WITH SM_output select
165
              -- the EW TLC
166
              seg7_B <=
                   ----- R solid
167
                  "0000001" when "00000", "0000001" when "00001", "0000001" when "00010",
168
169
170
                  "0000001" when "00010", "0000001" when "00100", "0000001" when "00101",
171
172
173
                  "0000001" when "00101", "0000001" when "00111",
174
175
176
                  ----- G flash
                  "000" & strobe2 & "000" when "01000", "000" & strobe2 & "000" when "01001",
177
178
179
                  ----- G solid
                  "0001000" when "01010", "0001000" when "01011",
180
181
                  "0001000" when "01101", "0001000" when "01101",
182
183
184
                  ----- A solid
                  "1000000" when "01110", "1000000" when "01111",
185
186
                  ----- night mode (EW is red)
187
188
189
                  ----- reduced mode (NS is slow flash R)
                  "000000" & strobel when others:
190
191
192
        LEND SimpleCircuit;
193
```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
  3
       6
                                                                : IN std_logic;
: IN std_logic;
: IN std_logic;
: IN std_logic;
: OUT std_logic_vector(4 downto 0)
          night_mode
reduced_mode
 8
         ns_latch, ew_latch
current_value
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
        - );
END ENTITY;
      EArchitecture MSM of Lab5_Moore_SM is

☐ TYPE STATE_NAMES IS ($0, $1, $2, $3, $4, $5, $6, $7, $8, $9, $10, $11, $12, $13, $14, $15, $16, $17); -- list all the STATES
           signal current_state,next_state : STATE_NAMES; -- signals of type STATE_NAMES
signal super_night_mode : std_logic;
       ⊟BEGIN
⊟-----
          --State Machine:
26
27
28
29
31
33
33
34
35
37
38
39
40
      =-- REGISTER LOGIC PROCESS
--- add clock and any related inputs for state machine register section into Sensitivity List
      =Register_Section: PROCESS (clk_input, rst_n,next_state) -- this process synchronizes the activity to a clock
      | BEGIN | F (rst_n = '0') THEN | Surrent state <= Si
              current_state <= S0;
ELSIF(rising_edge(clk_input)) THEN
       current_state <= current_state;
END PROCESS;
41
42
43
44
      PROCESS(night_mode, reduced_mode)
45
46
47
48
49
        super_night_mode <= night_mode;
end if;
END PROCESS;</pre>
E-- TRANSTION LOGIC PROCESS (to be combinational only)
|-- add all transition inputs for state machine into Transition section Sensitivity List
|-- make sure that all conditional statement options are complete otherwise VHDL will infer LATCHES.
      Transition_Section: PROCESS (current_state)
      E-- NS monitors latch during S8 to 12; if latch output = 1; go to S14 so that theres amber light, at S15, send latch clear to latch |-- SE monitors latch during S0 to 4; go to S6, then at S7, send latch clear
       BEGIN
                CASE current_state IS
-- part D MSM
-- wHEN SO =>
if (ew_latch = '1') THEN
next_state <= S6;
      占
                else
      自上日上
      else

next_state <= S3;

end if;

WHEN S3 =>

if (ew_latch = '1') THEN

next_state <= S6;
      一日上日
                next_state <= S6;
else
next_state <= S4;
end if;
WHEN S4 =>
if (ew_latch = '1') THEN
next_state <= S6;
else
next_state <= S5;
end if;
WHEN S5 =>
next_state <= S6;
WHEN S6 =>
      1-10-10-
                 next_state <= S7;
```

```
147
             WHEN S16 =>
148
                if (super_night_mode = '0') then
     149
     H
                  next_state <= S6;
150
151
152
153
154
                  next_state <= S16;</pre>
            end if;
WHEN S17 =>
               if (reduced mode = '0') then
     155
                  next_state <= S6;</pre>
156
157
                else
                  next_state <= S17;
158
159
               end if;
            WHEN others =>
160
                next_state <= S0;</pre>
161
             END CASE:
162
163
164
      END PROCESS;
165
166
     □Decoder_Section: PROCESS(current_state)
167
168
      BEGIN -- based on current state, assign 4-bit value to current-value
        CASE current_state IS
169
170
171
172
             ----- G flash
           WHEN SO =>
            current_value <= "00000";
173
           WHEN S1 =>
            current_value <= "00001":
174
175
176
177
                      ----- G solid
           WHEN S2 =>
            current_value <= "00100";
178
           WHEN S3 =>
179
            current_value <= "00011";
180
           WHEN S4 =>
            current_value <= "00100";</pre>
181
182
           WHEN S5 =>
           current_value <= "00101":
183
                ---- A solid
184
185
           WHEN S6 =>
186
            current_value <= "00110":
187
           WHEN S7 =>
            current_value <= "00111";
188
189
              ----- R solid
190
           WHEN S8 =>
191
            current_value <= "01000";
192
           WHEN S9 =>
193
             current_value <= "01001":
194
           WHEN S10 =>
            current_value <= "01010";
195
200
                 WHEN S15 =>
                    current_value <= "01111";
201
202
               WHEN S16 =>
                    current_value <= "10000":
203
204
               WHEN S17 =>
                    current_value <= "10001";
205
206
              END CASE:
207
           END PROCESS:
208
209
           END ARCHITECTURE MSM:
```

Cycle Generator

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
Entity cycle_generator IS port (
    clkin : in std_logic;
    rst_n : in std_logic;
    modulo : in integer;
    strobe_out : out std_logic;
    full_cycle_out : out std_logic
                      end entity;
                    ⊟ARCHITECTURE counter OF cycle_generator IS
                                                                                                                                                           : UNSIGNED(31 DOWNTO 0);
: std_logic;
: std_logic;
: std_logic;
                                      SIGNAL bin_counter
                                      SIGNAL bin_counted
SIGNAL terminal_count
SIGNAL half_cycle, full_cycle
SIGNAL strobe
                                    BEGIN
                     half_cycle <= terminal_count; -- outputs a 1 once a period; otherwise 0
strobe_out <= strobe; -- toggle every period
full_cycle_out <= full_cycle; -- toggle every 2 periods</pre>
                    MODULO_COUNTING: PROCESS(clkin, rst_n) IS
BEGIN
                                            IF (rst_n = '0') THEN
  bin_counter <= to_unsigned(modulo,32);
  terminal_count <= '0';</pre>
                    þ
                    -
-
-
-
                                           ELSIF (rising_edge(clkin)) THEN
                                                                                                                                                                                                                        -- binary counter decrements on rising clock edge.
                                                         IF(bin_counter = 0) THEN
                                                                     -- when bin_counter reaches 0
bin_counter <= to_unsigned(modulo,32); -- reload the (converted integer to 32 bit unsigned signal type) modulo value terminal_count <= '1'; -- and output a terminal_count signal
                     F
                                   terminal_count <= 1;
ELSE
    bin_counter <= bin_counter - 1;
terminal_count <= '0';
END IF;
END IF;
END PROCESS;</pre>
                 | BEGIN | From the strobe | Strobe | BEGIN | BEGIN | Strobe | Stro
                                                                                                                                                                      -- Strobe is with 50% duty cycle
                               ELSIF (rising_edge(clkin)) THEN
                 IF (half_cycle = '1') and (strobe = '1') THEN
    strobe <= '0';
ELSIF (half_cycle = '1' and strobe = '0') THEN
    strobe <= '1';
END IF;
END IF;
END PROCESS;</pre>
                 CLKEN_GEN: PROCESS(clkin, rst_n) IS
                                                                                                                                                             -- full_cycle is one "clkin" cycle in duration and occure once for every two occurrences of half_cycle
                           BEGIN
IF (rst_n = '0') THEN
  full_cycle <= '0';</pre>
                               ELSIF (rising_edge(c|kin)) THEN

IF (half_cycle = '1') and (strobe = '1') and (full_cycle = '1') THEN

--when cycle_count is 1 i.e. every 2nd cycle, set full_cycle to 1

full_cycle <= '0';

ELSIF (half_cycle = '1') and (strobe = '1') and (full_cycle = '0') THEN

full_cycle <= '1';

FND TF:
                      END IF;
END PROCESS;
END Architecture;
```

```
library ieee;
use ieee.std_logic_1164.all;
 23
       use ieee.numeric_std.all;
 4
     ⊟entity d_flip_flop is port(
| clk_input : in std_log
 5
                          : in std_logic;
: in std_logic;
: in std_logic;
                                                 -- 50Mhz Clock
 6
7
8
9
           rst_n
                                                 --input from pb (can be metastable)
                           : out std_logic -- temp output (not metastable)
10
      );
11
12
       end d_flip_flop;
13
     □ARCHITECTURE behaviour OF d_flip_flop IS
14
15
     ⊟begin
16
17
     begin
               if rising_edge(clk_input) then -- by definition of a D flip flop
   if (rst_n = '0') then
   Q <= '0';</pre>
18
19
20
21
22
23
24
25
     F
                   else
                   Q <= D;
end if;
               end if;
       end process;
26
27
       END ARCHITECTURE behaviour;
```

Enabled D Flip Flop

```
library ieee;
use ieee.std_logic_1164.all;
         use ieee.numeric_std.all;
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
27
      ⊟entity en_dff is port(
| clk_input : in sto
                                : in std_logic; -- 50Mhz Clock

: in std_logic; -- enable

: in std_logic; -- reset

: in std_logic; -- input from pb (can be metastable)
              enable
              rst_n
              D
                                 : out std_logic -- temp output (not metastable)
              Q
         -);
        end en_dff;
      □ARCHITECTURE behaviour OF en_dff IS
      ⊟begin
      □PROCESS (clk_input) is
      begin
if
                       rising_edge(clk_input) then -- by definition of a D flip flop if (rst_n = '0') or (enable = '1|') then -- Q = 0 of reset or clock not enabled Q <= '0';
      else
                            Q \ll D;
                        end if;
                  end if:
        end process;
28
         END ARCHITECTURE behaviour;
```


Synchronizer

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


| Hentity synchronizer is port(
| input : in std_logic;
| rst_n : in std_logic;
| output : out std_logic;
| end synchronizer;

| Hentity synchronizer is port(
| input : in std_logic;
| output : out std_logic;
| rst_n : in std_logic;
| clk_input : in std_logic;
| rst_n : in std_logic;
| out :
```


Simulation from Part A



State Diagram from Part B



State Diagram from Part C



State Diagram from Part D

