Structural VHDL Design Top File

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
         ☐ENTITY LogicalStep_Lab4_top IS
                  popr(
clkin_50 : in std_logic;
rst_n : in std_logic;
rst_n : in std_logic;
rst_n : in std_logic_vector(3 downto 0);
sw : in std_logic_vector(7 downto 0);
-- The switch inputs
leds : out std_logic_vector(7 downto 0);
-- For displaying the switch content
seg7_data : out std_logic_vector(6 downto 0);
-- 7-bit outputs to a 7-segment
seg7_char1 : out std_logic;
seg7_char2 : out std_logic
-- seg7 digi selectors
);
-- seg7 digi selectors
);
| LogicalStep_Lab4_top;
         □ ARCHITECTURE SimpleCircuit OF LogicalStep_Lab4_top IS
□ component compx4 port (
                component compx4 port (
a0, b0, a1, b1, a2, b2, a3, b3 : in std_logic;
aless_b, aequal_b, a_more_b : out std_logic
);
end component;
                component Moore_SM port (
clk_input, rst_n
MORE_FeQUAL, LESS :
current_value :
);
end component;
                                                        component segment7_mux port (
   clk : in std_logic := '0';
   DIN2 : in std_logic_vector(6 downto 0);
   DIN1 : in std_logic_vector(6 downto 0);
   DOUT : out std_logic_vector(6 downto 0);
   DIG2 : out std_logic_vector(6 downto 0);
   DIG1 : out std_logic
                   );
end component;
                  component SevenSegment port (
    hex : in std_logic_vector(3 downto 0);
    sevenSeg : out std_logic_vector(6 downto 0)
    );
    -- digit 1 shows state number in hex of state machine; if they don't match; it changes
    -- target is sw [3..0] and displayed on right digit
    -- target is sw [3..0]
                  CONSTANT SIM

: boolean := FALSE; -- set to TRUE for simulation runs otherwise keep at 0.

CONSTANT CLK_DIV_SIZE

: INTEGER := 24; -- size of vectors for the counters
                  signal Main_CLK
                                                                                     : STD_LOGIC:
                                                                                                                                -- main clock to drive sequencing of State Machine
                  signal bin_counter
                                                                                     : UNSIGNED(CLK_DIV_SIZE-1 downto 0); -- := to_unsigned(0,CLK_DIV_SIZE); -- reset binary counter to zero
                  signal Simple_States
signal Left0_Right1
                                                                                       : std_logic; -- for 4-bit comparator
: std_logic; -- for 4-bit comparator
: std_logic; -- for 4-bit comparator
                  signal current_value
signal target_value
                                                                                       : std_logic_vector(3 downto 0);
: std_logic_vector(3 downto 0);
                   signal seg7_A
signal seg7_B
                                                                                       : std_logic_vector(6 downto 0); -- left display
: std_logic_vector(6 downto 0); -- right display
```

MSM VHDL file

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
     3
                  □Entity Moore_SM IS Port
                  Clk_input, rst_n
MORE, EQUAL, LESS
current_value
-);
END ENTITY;
    6
7
8
9
                                                                                                                                                 : IN std_logic;
: IN std_logic;
: OUT std_logic_vector(3 downto 0)
signal current_state,next_state : STATE_NAMES; -- signals of type STATE_NAMES
                 ⊟BEGIN
                          --State Machine:
                  -- REGISTER LOGIC PROCESS
|-- add clock and any related inputs for state machine register section into Sensitivity List
                 Register_Section: PROCESS (clk_input, rst_n,next_state) -- this process synchronizes the activity to a clock | BEGIN | If (rst_n = '0') THEN | current_state <= 50; | ELSIF(rising_edge(clk_input)) THEN | current_state <=next_state; | END | ELSE | current_state <= current_state; | END | IF; | END | PROCESS; | END | PROCESS | EN
                        END PROCESS;
                  F = -- TRANSTION LOGIC PROCESS (to be combinational only)
|-- add all transition inputs for state machine into Transition section Sensitivity List
|-- make sure that all conditional statement options are complete otherwise VHDL will infer LATCHES.
                   ☐Transition_Section: PROCESS (MORE, LESS, EQUAL, current_state)
                      BEGIN -- based on comparator output, assign state to next_state
                                          V -- based on comparator
CASE current_state IS
WHEN SO =>
IF (MORE ='1') THEN
next_state <= S1;
ELSE
next_state <= S0;
                                                     END IF;
                                             WHEN S1 =>
IF (MORE ='1') THEN
next_state <= 52;
ELSIF (LESS ='1') THEN
next_state <= 50;
ELSE
next_state <= 51;
                  白十日十日
                                                   END IF;
                                              WHEN S2 =>
IF (MORE ='1') THEN
next_state <= S3;
ELSIF (LESS ='1') THEN
next_state <= S1;
ELSE
                  白十日十日
```

```
next_state <= 52;
 70
                    END IF;
 71
72
73
74
75
       ļ
                  WHEN 53 =>
                    IF (MORE ='1') THEN
                    next_state <= S4;
ELSIF (LESS ='1') THEN
 76
77
78
       上
                      next_state <= 52;
                    ELSE
                      next_state <= 53;
 79
                    END IF;
 80
                 WHEN S4 =>
IF (MORE = '1') THEN
 81
 82
83
       自上
                    next_state <= S5;
ELSIF (LESS ='1') THEN
 84
       占
 85
                      next_state <= 53;
 86
                    ELSE
                      next_state <= 54;
 87
 88
                    END IF;
 89
       F
                 WHEN S5 =>
IF (MORE ='1') THEN
 90
 91
                    next_state <= S6;
ELSIF (LESS ='1') THEN
next_state <= S4;
 92
       十回十回
 93
 94
 95
 96
                      next_state <= 55;
 97
                    END IF;
 98
 99
                  WHEN S6 =>
       ---
                    IF (MORE ='1') THEN
100
101
                    next_state <= S7;
ELSIF (LESS ='1') THEN
102
       占
103
                      next_state <= 55;
104
                    ELSE
105
                      next_state <= 56;
106
                    END IF;
107
                 WHEN S7 =>
IF (MORE = '1') THEN
108
109
       ₿
       F
                    next_state <= 58;
ELSIF (LESS ='1') THEN
110
111
                      next_state <= 56;
112
       上
113
                    ELSE
114
                      next_state <= 57;</pre>
115
                    END IF;
       -
116
                  WHEN 58 =>
117
                    IF (MORE ='1') THEN
118
119
                    next_state <= S9;
ELSIF (LESS ='1') THEN
next_state <= S7;
       上
120
       占
121
122
                    ELSE
123
                      next_state <= 58;
124
                    END IF;
125
126
127
                  WHEN 59 =>
       占占
                    IF (MORE ='1') THEN
                    next_state <= $10;
ELSIF (LESS = '1') THEN
next_state <= $8;</pre>
128
129
       F
130
131
                    ELSE
132
                      next_state <= 59;
133
                    END IF;
134
```

```
WHEN S10 =>
IF (MORE ='1') THEN
next_state <= S11;
ELSIF (LESS ='1') THEN
next_state <= S9;
ELSE
next_state <= S10;
END IF;
WHEN S11 =>
IF (MORE ='1') THEN
next_state <= S12;
ELSIF (LESS ='1') THEN
next_state <= S10;
ELSE
next_state <= S11;
END IF;
                -0-4-0-4-0-4
                                    WHEN S12 =>
    IF (MORE ='1') THEN
        next_state <= S13;
    ELSIF (LESS ='1') THEN
        next_state <= S11;
    ELSE
        next_state <= S12;
    END IF;
                -0-40-40-
                                    WHEN S13 =>
IF (MORE ='1') THEN
next_state <= S14;
ELSIF (LESS ='1') THEN
next_state <= S12;
ELSE
next_state <= S13;
END IF;
                                     WHEN 514 =>
IF (MORE = '1') THEN
next_state <= 515;
ELSIF (LESS = '1') THEN
next_state <= 513;
FISF
                 ----
                                          ELSE
                                          next_state <= 514;
END IF;
                                     WHEN S15 =>
IF (LESS = '1') THEN
next_state <= S14;
ELSE
                                          next_state <= S15;
END IF;
                                     WHEN others =>
    next_state <= 50;
END CASE;</pre>
                    END PROCESS;
                 Decoder_Section: PROCESS(current_state)
                BEGIN -- based on current state, assign 4-bit value to current-value

CASE current_state IS

WHEN SO =>

current_value <= "0000";

WHEN S1 =>
                                      current_value <= "0001";
```

```
200
              current_value <= "0001";
201
            WHEN 52 =>
              current_value <= "0010";
202
203
            WHEN 53 =>
204
              current_value <= "0011";
205
            WHEN 54 =>
206
              current_value <= "0100";
207
            WHEN 55 =>
              current_value <= "0101";
208
209
            WHEN 56 \Rightarrow
              current_value <= "0110";
210
211
            WHEN 57 =>
              current_value <= "0111";
212
213
            WHEN S8 =>
214
              current_value <= "1000";
215
            WHEN S9 =>
              current_value <= "1001";
216
217
            WHEN 510 =>
              current_value <= "1010";
218
219
            WHEN 511 =>
220
              current_value <= "1011";
221
            WHEN S12 =>
222
              current_value <= "1100";
223
            WHEN S13 =>
              current_value <= "1101";
224
225
            WHEN S14 =>
              current_value <= "1110";
226
227
            WHEN S15 =>
              current_value <= "1111";
228
229
          END CASE;
230
       END PROCESS:
231
232
       END ARCHITECTURE MSM;
```

Resource Utilization

Flow Status	Successful - Thu Jun 29 23:53:04 2017
I I IUW Status	3000633101 - 1110 3011 23 23.33.04 20 17

Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition

Revision Name LogicalStep_Lab4_top

Top-level Entity Name LogicalStep_Lab4_top

Family MAX 10

Device 10M08SAE144C8G

Timing Models Final

Total logic elements 103 / 8,064 (1 %)

Total combinational functions 103 / 8,064 (1 %)

Dedicated logic registers 44 / 8,064 (< 1 %)

Total registers 44

Total pins 31 / 101 (31 %)

Total virtual pins 0

Total memory bits 0 / 387,072 (0 %)


Embedded Multiplier 9-bit elements 0 / 48 (0 %)

Total PLLs 0 / 1 (0 %)

UFM blocks 0 / 1 (0 %)


ADC blocks 0 / 1 (0 %)

Simulation of 4 stage Shift Register operating in both directions



When pb[0] is pressed, the direction of the shift register changes, as we can see from the change in direction when pb[0] goes from 1 to 0.

Simulation of Moore State Machine counting over entire range to Max target value



At every rising edge of the clock, the state machine will count either down or up to the max target value, based on the input from the sw.

State Diagram