Structural VHDL Design Top File

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
                □ENTITY LogicalStep_Lab4_top IS

    ARCHITECTURE SimpleCircuit OF LogicalStep_Lab4_top IS
    Component compy part (
                          RCHIECTORE SIMPLECTRUIT OF LOGICAL SEP_LAD4_TOP
Component compx4 port (
    a0, b0, a1, b1, a2, b2, a3, b3 : in std_logic;
    aless_b, a_equal_b, a_more_b : out std_logic
);
end component;
                         component Moore_SM port (
clk_input, rst_n
MORE, EQUAL, LESS
current_value
);
end component;
                                                                                       component segment7_mux port (
   clk : in std_logic := '0';
   DIN2 : in std_logic_vector(6 downto 0);
   DIN1 : in std_logic_vector(6 downto 0);
   DOUT : out std_logic_vector(6 downto 0);
   DIG2 : out std_logic_vector(6 downto 0);
   DIG1 : out std_logic_vector(6 downto 0);
   DIG2 : out std_logic_vector(6 downto 0);
   DIG3 : out std_logic_vector(6 downto 0);
   DIG4 : out std_logic_vector(6 downto 0);

                             );
end component;
                            component Sevensegment port (
    hex : in std_logic_vector(3 downto 0);
    sevenseg : out std_logic_vector(6 downto 0)
    );
    end component;
-- digit 1 shows state number in hex of state machine; if they don't match; it changes
-- target is sw [3..0] and displayed on right digit
-- target is sw [3..0] and displayed on right digit
-- target is sw [3..0] and displayed on right digit
-- target is sw [3..0] and displayed on right digit
-- target is sw [3..0] and displayed on right digit
                            CONSTANT SIM : boolean := FALSE; -- set to TRUE for simulation runs otherwise keep at 0.
CONSTANT CLK_DIV_SIZE : INTEGER := 24; -- size of vectors for the counters
                            signal Main_CLK
                                                                                                                 : STD_LOGIC; -- main clock to drive sequencing of State Machine
                            signal bin_counter
                                                                                                                  : UNSIGNED(CLK_DIV_SIZE-1 downto 0); -- := to_unsigned(0,CLK_DIV_SIZE); -- reset binary counter to zero
                                                                                                                 : std_logic_vector(7 downto 4);
: std_logic;
                                                                                                                   : std_logic; -- for 4-bit comparator
: std_logic; -- for 4-bit comparator
: std_logic; -- for 4-bit comparator
                                                                                                                   : std_logic_vector(3 downto 0);
: std_logic_vector(3 downto 0);
                                                                                                                    : std_logic_vector(6 downto 0); -- left display
: std_logic_vector(6 downto 0); -- right display
    -- CLOCKING GENERATOR WHICH DIVIDES THE INPUT CLOCK DOWN TO A LOWER FREQUENCY
BinCLK: PROCESS(clkin_50, rst_n) is
                  IF (rising_edge(clkin_50)) THEN -- binary counter increments on rising clock edge
bin_counter <= bin_counter + 1;</pre>
           END IF;
END PROCESS;
 -- for simulations only
-- for real FPGA operation
  LeftO_RightI <= pb(0); -- switch direction of led(7..4) target_value <= sw(3 downto 0); -- target value based on switches
  leds(7 downto 4) <= Simple_States; -- incrementing/decrementing counter
leds(3) <= Main_Clk; -- flashing LED at speed of Main_Clk
leds(2) <= more;
leds(1) <= equal;
leds(0) <= less;</pre>
JINSTO: compx4 port map(sw(0), current_value(0), sw(1), current_value(1), sw(2), current_value(2), sw(3), current_value(3), more, equal, less);

INST1: Moore_SM port map(Main_Clk, rst_n, more, equal, less, current_value);
INST2: Sevensegment port map(target_value, seg7_A);
INST3: Sevensegment port map(current_value, seg7_B);
INST4: segment7_mux port map(clkin_50, seg7_A, seg7_B, seg7_data, seg7_char2, seg7_char1);
Simple_States (7 downto 4) <= Simple_States(4) & Simple_States(7 downto 5); --includes wrap around of shift registers bits
else
Simple_States (7 downto 4) <= Simple_States(6 downto 4) & Simple_States(7); --includes wrap around of shift registers bits
end if;
end process;</pre>
 END SimpleCircuit;
```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
                 ⊟Entity Moore_SM IS Port

⊟(

| clk_input, rst_n

MORE, EQUAL, LESS

current_value
                                                                                                                                             : IN std_logic;
: IN std_logic;
: OUT std_logic_vector(3 downto 0)
    8
                   );
END ENTITY;
L ☐ Architecture MSM of Moore_SM is
☐ TYPE STATE_NAMES IS ($0, $1, $2, $3, $4, $5, $6, $7, $8, $9, $10, $11, $12, $13, $14, $15); -- list all the STATES
                  signal current_state,next_state : STATE_NAMES; -- signals of type STATE_NAMES
                  ⊟BEGIN
                --State Machine:
                                                                                   -----
                  E-- REGISTER LOGIC PROCESS
|-- add clock and any related inputs for state machine register section into Sensitivity List
                  ___Register_Section: PROCESS (clk_input, rst_n,next_state) -- this process synchronizes the activity to a clock
                | BEGIN | SEGIN | SEGIN | SEGIN | SEGIN | SEGIN | SELSIF(rising_edge(clk_input)) | THEN | SELSIF(rising_edge(clk_input)) | THEN | Current_state <=next_state; | FLSE | Segin | State; | Segin | State; | Segin | State; | Segin | Segin | State; | Segin | Seg
                   current_state <= current_state;
END IF;
END PROCESS;</pre>
                 F = - TRANSTION LOGIC PROCESS (to be combinational only)
-- add all transition inputs for state machine into Transition section Sensitivity List
-- make sure that all conditional statement options are complete otherwise VHDL will infer LATCHES.
                  ☐Transition_Section: PROCESS (MORE, LESS, EQUAL, current_state)
                    BEGIN
                                         CASE current_state IS
WHEN SO =>
IF (MORE ='1') THEN
next_state <= S1;
                  山上
                                                    next_state <= 50;
END IF;
                                            WHEN S1 =>
IF (MORE ='1') THEN
next_state <= S2;
ELSIF (LESS ='1') THEN
next_state <= 50;
ELSE
next_state <= S1;
END IF;
                  一一一
                  阜
                                            WHEN S2 =>
IF (MORE ='1') THEN
next_state <= S3;
ELSIF (LESS ='1') THEN
next_state <= S1;
ELSE
                 -0十0十0
```

```
69
70
71
72
73
74
75
76
77
78
79
80
                                     next_state <= 52;
                                 END IF;
                            WHEN S3 =>
IF (MORE = '1') THEN
next_state <= S4;
ELSIF (LESS = '1') THEN
next_state <= S2;
            0十0十0
                                 ELSE
                                     next_state <= 53;
                                 END IF;
                            WHEN S4 =>
IF (MORE ='1') THEN
next_state <= S5;
ELSIF (LESS ='1') THEN
next_state <= S3;
81
82
83
84
85
86
87
88
90
91
92
93
94
95
96
97
98
            -0-1-0-1-0
                                 ELSE
                                     next_state <= 54;
                                 END IF;
                            WHEN S5 =>
IF (MORE = '1') THEN
next_state <= S6;
ELSIF (LESS = '1') THEN
next_state <= S4;
            101010
                                 ELSE
                                     next_state <= 55;
                                 END IF;
                             WHEN S6 =>
IF (MORE ='1') THEN
            -0-1-0-1-0
                                 next_state <= S7;
ELSIF (LESS = '1') THEN
next_state <= S5;
next_state <= 56;
                                 END IF;
                             WHEN S7 =>
IF (MORE ='1') THEN
            -0-1-0-1-0
                                 next_state <= 58;
ELSIF (LESS = '1') THEN
next_state <= 56;
                                 next_state <= 57;
END IF;
                            WHEN S8 =>
IF (MORE = '1') THEN
next_state <= S9;
ELSIF (LESS = '1') THEN
next_state <= S7;
            白十日十日
                                 next_state <= 58;
END IF;
                             WHEN S9 =>
IF (MORE ='1') THEN
            -0-1-0-1-0
                                  next_state <= $10;
ELSIF (LESS = '1') THEN
next_state <= $8;
                                 next_state <= 59;
END IF;
```

```
135
136
137
138
                          WHEN S10 =>
IF (MORE ='1') THEN
next_state <= S11;
ELSIF (LESS ='1') THEN
next_state <= S9;
ELSE
           10十0十0
139
140
141
142
                             next_state <= S10;
END IF;
143
144
145
                          WHEN S11 =>
IF (MORE ='1') THEN
next_state <= S12;
ELSIF (LESS ='1') THEN
next_state <= S10;
ELSE
           白十日十日
146
147
148
149
150
151
152
153
154
155
156
157
160
161
162
163
164
165
166
                             next_state <= S11;
END IF;
           十一日十日十日
                          next_state <= S12;
END IF;
           1-01-01-0
                          WHEN S13 =>
IF (MORE ='1') THEN
next_state <= S14;
ELSIF (LESS ='1') THEN
next_state <= S12;
ELSE
ELSE
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
                             next_state <= S13;
END IF;
           next_state <= 514;
END IF;
           1010
                          WHEN S15 =>
IF (LESS ='1') THEN
next_state <= S14;
 182
183
184
                                  next_state <= S15;
185
186
187
                              END IF;
                          WHEN others =>
                          next_state <= 50;
END CASE;
189
190
191
192
193
              END PROCESS;
            Decoder_Section: PROCESS(current_state)
194
195
196
197
198
199
              BEGIN
CASE current_state IS
                       WHEN 50 =>
                          current_value <= "0000";
                      current_value <= 0000 ;
WHEN S1 =>
current_value <= "0001";</pre>
```

```
201
           WHEN 52 =>
202
              current_value <= "0010";
203
            WHEN 53 =>
              current_value <= "0011";
204
205
            WHEN 54 =>
              current_value <= "0100";
206
207
           WHEN S5 =>
208
              current_value <= "0101";
209
            WHEN 56 =>
              current_value <= "0110";
210
211
           WHEN 57 =>
212
              current_value <= "0111";
213
           WHEN 58 =>
214
              current_value <= "1000";
215
           WHEN 59 =>
              current_value <= "1001";
216
217
           WHEN 510 =>
              current_value <= "1010";
218
219
            WHEN S11 =>
              current_value <= "1011";
220
221
           WHEN S12 =>
222
              current_value <= "1100":
223
           WHEN 513 =>
224
              current_value <= "1101";
225
           WHEN 514 =>
226
              current_value <= "1110";
227
           WHEN S15 =>
              current_value <= "1111":
228
229
         END CASE;
230
       END PROCESS;
231
232
       END ARCHITECTURE MSM;
```

Resource Utilization

Flow Status Successful - Thu Jun 29 23:53:04 2017

Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition

Revision Name LogicalStep_Lab4_top

Top-level Entity Name LogicalStep_Lab4_top

Family MAX 10

Device 10M08SAE144C8G

Timing Models Final

Total logic elements 103 / 8,064 (1 %)

Total combinational functions 103 / 8,064 (1 %)

Dedicated logic registers 44 / 8,064 (< 1 %)

Total registers 44

Total pins 31 / 101 (31 %)

Total virtual pins 0

Total memory bits 0 / 387,072 (0 %)


Embedded Multiplier 9-bit elements 0 / 48 (0 %)

Total PLLs 0 / 1 (0 %)


UFM blocks 0 / 1 (0 %)

ADC blocks 0 / 1 (0 %)

Simulation of 4 stage Shift Register operating in both directions



Simulation of Moore State Machine counting over entire range to Max target value



State Diagram

