


Part A - simulation 1




Part A - simulation 2



Part A - simulation 3



Part A - simulation 4




Truth Table for 4-bit Comparator

	Comparison Inputs from 1-Bit Comparators												4-Bit Comparator Outputs		
A3 <b3< th=""><th>A3=B3</th><th>A3>B3</th><th>A2<b2< th=""><th>A2=B2</th><th>A2>B2</th><th>A1<b1< th=""><th>A1=B1</th><th>A1>B1</th><th>A0<b0< th=""><th>A0=B0</th><th>A0>B0</th><th>A<b< th=""><th>A=B</th><th>A>B</th></b<></th></b0<></th></b1<></th></b2<></th></b3<>	A3=B3	A3>B3	A2 <b2< th=""><th>A2=B2</th><th>A2>B2</th><th>A1<b1< th=""><th>A1=B1</th><th>A1>B1</th><th>A0<b0< th=""><th>A0=B0</th><th>A0>B0</th><th>A<b< th=""><th>A=B</th><th>A>B</th></b<></th></b0<></th></b1<></th></b2<>	A2=B2	A2>B2	A1 <b1< th=""><th>A1=B1</th><th>A1>B1</th><th>A0<b0< th=""><th>A0=B0</th><th>A0>B0</th><th>A<b< th=""><th>A=B</th><th>A>B</th></b<></th></b0<></th></b1<>	A1=B1	A1>B1	A0 <b0< th=""><th>A0=B0</th><th>A0>B0</th><th>A<b< th=""><th>A=B</th><th>A>B</th></b<></th></b0<>	A0=B0	A0>B0	A <b< th=""><th>A=B</th><th>A>B</th></b<>	A=B	A>B	
0	0	1	X	X	X	X	X	X	X	X	X	0	0	1	
1	0	0	Х	X	Х	X	X	Х	Х	Х	Х	1	0	0	
0	1	0	0	0	1	X	X	X	X	Х	Х	0	0	1	
0	1	0	1	0	0	X	X	Х	X	Х	Х	1	0	0	
0	1	0	0	0	0	0	0	1	Х	Х	Х	0	0	1	
0	1	0	0	0	0	1	0	0	Х	Х	Х	1	0	0	
0	1	0	0	0	0	0	0	0	0	0	1	0	0	1	
0	1	0	0	0	0	0	0	0	1	0	0	1	0	0	
0	1	0	0	1	0	0	1	0	0	1	0	0	1	0	

Compilation Report

Flow Status	Successful - Sun Jun 18 19:01:32 2017						
Quartus Prime Version	15.1.0 Build 185 10/21/2015 SJ Standard Edition						
Revision Name	LogicalStep_Lab3_top						
Top-level Entity Name	LogicalStep_Lab3_top						
Family	MAX 10						
Device	10M08SAE144C8Q						
Timing Models	Final						
Total logic elements	49 48,064 (< 1 %)						
Total combinational functions	49 / 8,064 (< 1 %)						
Dedicated logic registers	11 / 8,064 (< 1 %)						
Total registers	11						
Total pins	30 / 101 (30 %)						
Total virtual pins	0						
Total memory bits	0 / 387,072 (0 %)						
Embedded Multiplier 9-bit elements	0 / 48 (0 %)						
Total PLLs	0/1(0%)						
UFM blocks	0/1(0%)						
ADC blocks	0/1(0%)						

RTL Viewer



Compx1

```
library ieee;
use ieee.std_logic_1164.all;

entity compx1 is
port (
bit_A, bit_B : in std_logic; --one-bit input (A, B)
A_less_B, A_equal_B, A_more_B : out std_logic --one-bit ouptut);
end entity compx1;
end entity compx1;

architecture compx1 of compx1 is
begin
-- for the multiplexing of two hex input busses
A_less_B <= NOT bit_A AND bit_B; --when A is 0 and B is 1
A_equal_B <= (bit_A AND bit_B) OR (NOT(bit_A) AND NOT(bit_B)); --when A is 1 and B is 1 or when A is 0 and B is 0
end compx1;
```

LogicalStep_Lab3_top

```
library ieee;
use ieee.std_logic_1164.all;
      23
                     use ieee.numeric_std.all;
      4
                 ⊟entity LogicalStep_Lab3_top is port (
| c]kin_50 : in std_logic;
                             clkin_50 : in std_logic;
pb : in std_logic_vector(3 downto 0); -- pb(2) fdoor; pb(1) window; pb(0) bdoor
sw : in std_logic_vector(7 downto 0); -- The switch inputs
leds : out std_logic_vector(7 downto 0); -- for displaying the switch content
seg7_data : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
seg7_char1 : out std_logic; -- seg7 digi selectors
seg7_char2 : out std_logic -- seg7 digi selectors
      6
7
8
9
   10
   11
  12
13
   14
                    end LogicalStep_Lab3_top;
  16
□architecture Energy_Monitor of LogicalStep_Lab3_top is □-- Components Used
           component compx4 port (
a0, b0, a1, b1, a2, b2, a3, b3 : in std_logic; --a is the current temp, b is the desired temp
a_more_b, a_equal_b, a_less_b : out std_logic --one-bit output based on 4 compx1
           end component;
           component segment7_mux port (
  clk : in std_logic := '0';
  DIN2 : in std_logic_vector(6 downto 0);
  DIN1 : in std_logic_vector(6 downto 0);
  DOUT : out std_logic_vector(6 downto 0);
  DIG2 : out std_logic;
  DIG1 : out std_logic;
ᆸ
        component SevenSegment port (
hex : in std_logic_vector(3 downto 0);
sevenSeg : out std_logic_vector(6 downto 0) -- 7-bit outputs to a 7-segment
end component;
       component vacation_mux port (
  desired_temp : in std_logic_vector(3 downto 0);
  vacation_select : in std_logic;
  hex_out : out std_logic_vector(3 downto 0)
-);
          end component;
   -- Create any signals, or temporary variables to be used signal temp_led0 : std_logic; -- a more b i.e. current more desired; truth value for led0 (furnace on, below temp) signal temp_led1 : std_logic; -- truth value for led1 (at temp) signal temp_led2 : std_logic; -- a more b i.e. current more desired; truth value for led2 (ac on, below temp) signal seg7_A : std_logic_vector(6 downto 0); -- left display signal seg7_B : std_logic_vector(6 downto 0); -- left display signal desired : std_logic_vector(3 downto 0); -- output of vacation mux
    -- Here the circuit begins
   \begin{array}{lll} leds(4) &<= NOT(pb(0)); & -- \ flip \ switches \ for \ led \ values \\ leds(5) &<= NOT(pb(1)); \\ leds(6) &<= NOT(pb(2)); \\ leds(7) &<= NOT(pb(3)); \end{array}
   INSTO: compx4 port map(sw(0), desired(0), sw(1), desired(1), sw(2), desired(2), sw(3), desired(3), temp_led2, temp_led1, temp_led0); INST1: SevenSegment port map(sw(3 downto 0), seg7_A); INST2: SevenSegment port map(desired, seg7_B); INST3: Segment7_mux port map(clkin_50, seg7_A), seg7_A, seg7_data, seg7_char1, seg7_char2); INST4: vacation_mux port map(sw(7 downto 4), pb(3), desired); -- mux to select between '0100' and switches
    end Energy_Monitor;
```

```
library ieee;
use ieee.std_logic_1164.all;
  1
2
3
         4
5
6
7
8
9
           end entity compx4;
10
11
12
13
         □ architecture compx4 of compx4 is
14
           -- Components Used --
             component compx1 port (
bit_A, bit_B
15
16
17
18
19
20
21
22
23
                                                                                 : in std_logic; --one-bit input (A, B)
: out std_logic --one-bit ouptut
                  A_less_B, A_equal_B, A_more_B
);
                   end component;
            -- Signals Created --
           signal a0_more_b0 : std_logic;
signal a1_more_b1 : std_logic;
signal a2_more_b2 : std_logic;
signal a3_more_b3 : std_logic;
24
25
26
27
28
29
30
            signal a3_more_b3 : std_logic;
signal a0_equal_b0 : std_logic;
signal a1_equal_b1 : std_logic;
signal a2_equal_b2 : std_logic;
signal a3_equal_b3 : std_logic;
signal a0_less_b0 : std_logic;
signal a1_less_b1 : std_logic;
signal a2_less_b2 : std_logic;
signal a3_less_b3 : std_logic;
31
32
33
34
35
36
37
38
39
40
             -- Circuit Begins --
            INSTO: compx1 port map(a0, b0, a0_more_b0, a0_equal_b0, a0_less_b0);
INST1: compx1 port map(a1, b1, a1_more_b1, a1_equal_b1, a1_less_b1);
INST2: compx1 port map(a2, b2, a2_more_b2, a2_equal_b2, a2_less_b2);
INST3: compx1 port map(a3, b3, a3_more_b3, a3_equal_b3, a3_less_b3);
41
42
43
44
45
46
47
48
49
50
51
52
53
            a_less_b <= (a3_less_b3) OR

(a3_equal_b3 AND a2_less_b2) OR

(a3_equal_b3 AND a2_equal_b2 AND a1_less_b1) OR

(a3_equal_b3 AND a2_equal_b2 AND a1_equal_b1 AND a0_less_b0);
             end compx4;
```