# **ESP32 Series**

# Datasheet Version 4.7

2.4 GHz Wi-Fi + Bluetooth® + Bluetooth LE SoC

# Including:

ESP32-DOWD-V3

ESP32-DOWDR2-V3

ESP32-U4WDH

ESP32-SOWD – Not Recommended for New Designs (NRND)

ESP32-DOWD – Not Recommended for New Designs (NRND)

ESP32-DOWDQ6 - Not Recommended for New Designs (NRND)

ESP32-DOWDQ6-V3 - Not Recommended for New Designs (NRND)



# **Product Overview**


ESP32 is a single 2.4 GHz Wi-Fi-and-Bluetooth combo chip designed with the TSMC low-power 40 nm technology. It is designed to achieve the best power and RF performance, showing robustness, versatility and reliability in a wide variety of applications and power scenarios.

The ESP32 series of chips includes ESP32-DOWD-V3, ESP32-DOWDR2-V3, ESP32-U4WDH, ESP32-SOWD (NRND), ESP32-DOWDQ6-V3 (NRND), ESP32-DOWDQ6 (NRND), among which,

- ESP32-SOWD (NRND), ESP32-DOWD (NRND), and ESP32-DOWDQ6 (NRND) are based on chip revision v1 or chip revision v1.1.
- ESP32-DOWD-V3, ESP32-DOWDR2-V3, ESP32-U4WDH, and ESP32-DOWDQ6-V3 (NRND) are based on chip revision v3.0 or chip revision v3.1.

For details on part numbers and ordering information, please refer to Section 1 ESP32 Series Comparison. For details on chip revisions, please refer to <u>ESP32 Chip Revision v3.0 User Guide</u> and <u>ESP32 Series SoC Errata</u>.

The functional block diagram of the SoC is shown below.



ESP32 Functional Block Diagram

# **Features**

### Wi-Fi

- 802.11b/g/n
- 802.11n (2.4 GHz), up to 150 Mbps
- WMM
- TX/RX A-MPDU, RX A-MSDU
- Immediate Block ACK
- Defragmentation
- Automatic Beacon monitoring (hardware TSF)
- Four virtual Wi-Fi interfaces
- Simultaneous support for Infrastructure Station, SoftAP, and Promiscuous modes

  Note that when ESP32 is in Station mode, performing a scan, the SoftAP channel will be changed.
- Antenna diversity

### Bluetooth®

- Compliant with Bluetooth v4.2 BR/EDR and Bluetooth LE specifications
- Class-1, class-2 and class-3 transmitter without external power amplifier
- Enhanced Power Control
- +9 dBm transmitting power
- NZIF receiver with -94 dBm Bluetooth LE sensitivity
- Adaptive Frequency Hopping (AFH)
- Standard HCI based on SDIO/SPI/UART
- High-speed UART HCI, up to 4 Mbps
- Bluetooth 4.2 BR/EDR and Bluetooth LE dual mode controller
- Synchronous Connection-Oriented/Extended (SCO/eSCO)
- CVSD and SBC for audio codec
- Bluetooth Piconet and Scatternet
- Multi-connections in Classic Bluetooth and Bluetooth LE
- Simultaneous advertising and scanning

# **CPU** and Memory

- Xtensa® single-/dual-core 32-bit LX6 microprocessor(s)
- CoreMark® score:
  - 1 core at 240 MHz: 504.85 CoreMark; 2.10 CoreMark/MHz

- 2 cores at 240 MHz: 994.26 CoreMark; 4.14 CoreMark/MHz
- 448 KB ROM
- 520 KB SRAM
- 16 KB SRAM in RTC
- QSPI supports multiple flash/SRAM chips

### **Clocks and Timers**

- Internal 8 MHz oscillator with calibration
- Internal RC oscillator with calibration
- External 2 MHz ~ 60 MHz crystal oscillator (40 MHz only for Wi-Fi/Bluetooth functionality)
- External 32 kHz crystal oscillator for RTC with calibration
- Two timer groups, including 2 × 64-bit timers and 1 × main watchdog in each group
- One RTC timer
- RTC watchdog

# **Advanced Peripheral Interfaces**

- 34 programmable GPIOs
  - Five strapping GPIOs
  - Six input-only GPIOs
  - Six GPIOs needed for in-package flash/PSRAM (ESP32-DOWDR2-V3, ESP32-U4WDH)
- 12-bit SAR ADC up to 18 channels
- Two 8-bit DAC
- 10 touch sensors
- Four SPI interfaces
- Two I2S interfaces
- Two I2C interfaces
- Three UART interfaces
- One host (SD/eMMC/SDIO)
- One slave (SDIO/SPI)
- Pulse count controller
- Ethernet MAC interface with dedicated DMA and IEEE 1588 support
- TWAI®, compatible with ISO 11898-1 (CAN Specification 2.0)
- RMT (TX/RX)
- Motor PWM

• LED PWM up to 16 channels

# **Power Management**

- Fine-resolution power control through a selection of clock frequency, duty cycle, Wi-Fi operating modes, and individual power control of internal components
- Five power modes designed for typical scenarios: Active, Modem-sleep, Light-sleep, Deep-sleep, Hibernation
- ullet Power consumption in Deep-sleep mode is 10  $\mu {\rm A}$
- Ultra-Low-Power (ULP) coprocessors
- RTC memory remains powered on in Deep-sleep mode

### Security

- Secure boot
- Flash encryption
- 1024-bit OTP, up to 768-bit for customers
- Cryptographic hardware acceleration:
  - AES
  - Hash (SHA-2)
  - RSA
  - ECC
  - Random Number Generator (RNG)

# **Applications**

With low power consumption, ESP32 is an ideal choice for IoT devices in the following areas:

- Smart Home
- Industrial Automation
- Health Care
- Consumer Electronics
- Smart Agriculture
- POS machines
- Service robot
- Audio Devices

- Generic Low-power IoT Sensor Hubs
- Generic Low-power IoT Data Loggers
- Cameras for Video Streaming
- Speech Recognition
- Image Recognition
- SDIO Wi-Fi + Bluetooth Networking Card
- Touch and Proximity Sensing

### Note:

Check the link or the QR code to make sure that you use the latest version of this document: https://www.espressif.com/documentation/esp32\_datasheet\_en.pdf



# **Contents**

Feat	oduct Overview tures lications	2 3 5
1	ESP32 Series Comparison	11
1.1	Nomenclature	11
1.2	Comparison	11
2	Pins	12
2.1	Pin Layout	12
2.2	Pin Overview	14
2.3	IO Pins	17
	2.3.1 Restrictions for GPIOs and RTC_GPIOs	17
2.4	Analog Pins	17
2.5	Power Supply	17
	2.5.1 Power Pins	17
	2.5.2 Power Scheme	18
	2.5.3 Chip Power-up and Reset	19
2.6	Pin Mapping Between Chip and Flash/PSRAM	20
3	Boot Configurations	22
3.1	Chip Boot Mode Control	23
3.2	Internal LDO (VDD_SDIO) Voltage Control	24
3.3	UOTXD Printing Control	25
3.4	Timing Control of SDIO Slave	25
3.5	JTAG Signal Source Control	25
4	Functional Description	26
4.1	CPU and Memory	26
	4.1.1 CPU	26
	4.1.2 Internal Memory	26
	4.1.3 External Flash and RAM	27
	4.1.4 Address Mapping Structure	27
	4.1.5 Cache	29
4.2	System Clocks	29
	4.2.1 CPU Clock	29

	4.2.2	RTC Clock	29
	4.2.3	Audio PLL Clock	30
4.3	RTC ar	nd Low-power Management	30
	4.3.1	Power Management Unit (PMU)	30
	4.3.2	Ultra-Low-Power Coprocessor	31
4.4	Timers	s and Watchdogs	31
	4.4.1	General Purpose Timers	31
	4.4.2	Watchdog Timers	3′
4.5	Crypto	ographic Hardware Accelerators	32
4.6	Radio	and Wi-Fi	32
	4.6.1	2.4 GHz Receiver	32
	4.6.2	2.4 GHz Transmitter	33
	4.6.3	Clock Generator	33
	4.6.4	Wi-Fi Radio and Baseband	33
	4.6.5	Wi-Fi MAC	34
4.7	Blueto	ooth	34
	4.7.1	Bluetooth Radio and Baseband	34
	4.7.2	Bluetooth Interface	34
	4.7.3	Bluetooth Stack	35
	4.7.4	Bluetooth Link Controller	35
4.8	Digital	Peripherals	37
	4.8.1	General Purpose Input / Output Interface (GPIO)	37
	4.8.2	Serial Peripheral Interface (SPI)	37
	4.8.3	Universal Asynchronous Receiver Transmitter (UART)	37
	4.8.4	I2C Interface	38
	4.8.5	I2S Interface	39
	4.8.6	Remote Control Peripheral	39
	4.8.7	Pulse Counter Controller (PCNT)	39
	4.8.8	LED PWM Controller	40
	4.8.9	Motor Control PWM	40
	4.8.10	SD/SDIO/MMC Host Controller	4
	4.8.11	SDIO/SPI Slave Controller	42
	4.8.12	TWAI® Controller	43
	4.8.13	Ethernet MAC Interface	43
4.9	Analog	g Peripherals	44
	4.9.1	Analog-to-Digital Converter (ADC)	44
	4.9.2	Digital-to-Analog Converter (DAC)	45
	4.9.3	Touch Sensor	45
4.10	Periph	neral Pin Configurations	47
5	Elec	ctrical Characteristics	52
5.1	Absolu	ute Maximum Ratings	52
5.2	Recon	nmended Power Supply Characteristics	52
5.3	DC Ch	paracteristics (3.3 V, 25 °C)	53
5.4	RF Cu	rrent Consumption in Active Mode	53
55	Reliah	ility	5/

5.6	Wi-Fi F	Radio	54
5.7	Blueto	poth Radio	55
	5.7.1	Receiver –Basic Data Rate	55
	5.7.2	Transmitter –Basic Data Rate	55
	5.7.3	Receiver – Enhanced Data Rate	56
	5.7.4	Transmitter – Enhanced Data Rate	56
5.8	Blueto	poth LE Radio	57
	5.8.1	Receiver	57
	5.8.2	Transmitter	58
6	Pac	kaging	59
Rel	ated	Documentation and Resources	60
Apı	pend	dix A –ESP32 Pin Lists	61
A.1. N	lotes on	n ESP32 Pin Lists	61
A.2.	GPIO_M	1atrix	63
A.3. I	Ethernet	t_MAC	68
A.4. I	O_MUX		68
Rev	visio	n History	70

# **List of Tables**

1-1	ESP32 Series Comparison	11
2-1	Pin Overview	14
2-2	Analog Pins	17
2-3	Power Pins	18
2-4	Description of Timing Parameters for Power-up and Reset	19
2-5	Pin-to-Pin Mapping Between Chip and In-Package Flash/PSRAM	20
2-6	Pin-to-Pin Mapping Between Chip and Off-Package Flash/PSRAM	20
3-1	Default Configuration of Strapping Pins	22
3-2	Description of Timing Parameters for the Strapping Pins	23
3-3	Chip Boot Mode Control	23
3-4	UOTXD Printing Control	25
3-5	Timing Control of SDIO Slave	25
4-1	Memory and Peripheral Mapping	28
4-2	Power Consumption by Power Modes	30
4-3	ADC Characteristics	44
4-4	ADC Calibration Results	45
4-5	Capacitive-Sensing GPIOs Available on ESP32	46
4-6	Peripheral Pin Configurations	47
5-1	Absolute Maximum Ratings	52
5-2	Recommended Power Supply Characteristics	52
5-3	DC Characteristics (3.3 V, 25 °C)	53
5-4	Current Consumption Depending on RF Modes	53
5-5	Reliability Qualifications	54
5-6	Wi-Fi Radio Characteristics	54
5-7	Receiver Characteristics –Basic Data Rate	55
5-8	Transmitter Characteristics –Basic Data Rate	55
5-9	Receiver Characteristics – Enhanced Data Rate	56
5-10	Transmitter Characteristics – Enhanced Data Rate	56
5-11	Receiver Characteristics –Bluetooth LE	57
5-12	Transmitter Characteristics –Bluetooth LE	58
6-1	Notes on ESP32 Pin Lists	61
6-2	GPIO_Matrix	63
6-3	Ethernet_MAC	68

# **List of Figures**

1-1	ESP32 Series Nomenclature	11
2-1	ESP32 Pin Layout (QFN 6*6, Top View)	12
2-2	ESP32 Pin Layout (QFN 5*5, Top View)	13
2-3	ESP32 Power Scheme	18
2-4	Visualization of Timing Parameters for Power-up and Reset	19
3-1	Visualization of Timing Parameters for the Strapping Pins	23
3-2	Chip Boot Flow	24
4-1	Address Mapping Structure	27
6-1	QFN48 (6×6 mm) Package	59
6-2	QFN48 (5×5 mm) Package	59

# 1 ESP32 Series Comparison

# 1.1 Nomenclature




Figure 1-1. ESP32 Series Nomenclature

# 1.2 Comparison

Table 1-1. ESP32 Series Comparison

			In-Package		VDD_SDIO
Ordering code <sup>1</sup>	Core	Chip Revision <sup>2</sup>	Flash/PSRAM	Package	Voltage
ESP32-DOWD-V3	Dual core	v3.0/v3.1 <sup>4</sup>	_	QFN 5*5	1.8 V/3.3 V
ESP32-DOWDR2-V3	Dual core	v3.0/v3.1 <sup>4</sup>	2 MB PSRAM	QFN 5*5	3.3 V
ESP32-U4WDH	Dual core <sup>3</sup>	v3.0/v3.1 <sup>4</sup>	4 MB flash <sup>6</sup>	QFN 5*5	3.3 V
ESP32-DOWDQ6-V3 (NRND)	Dual core	v3.0/v3.1 <sup>4</sup>	_	QFN 6*6	1.8 V/3.3 V
ESP32-DOWD (NRND)	Dual core	v1.0/v1.1 <sup>5</sup>	_	QFN 5*5	1.8 V/3.3 V
ESP32-DOWDQ6 (NRND)	Dual core	v1.0/v1.1 <sup>5</sup>	_	QFN 6*6	1.8 V/3.3 V
ESP32-SOWD (NRND)	Single core	v1.0/v1.1 <sup>5</sup>	_	QFN 5*5	1.8 V/3.3 V

<sup>&</sup>lt;sup>1</sup> All above chips support Wi-Fi b/g/n + Bluetooth/Bluetooth LE Dual Mode connection. For details on chip marking and packing, see Section 6 Packaging.

- More than 100,000 program/erase cycles
- More than 20 years data retention time

<sup>&</sup>lt;sup>2</sup> Differences between ESP32 chip revisions and how to distinguish them are described in *ESP32 Series SoC Errata*.

<sup>&</sup>lt;sup>3</sup> ESP32-U4WDH will be produced as dual-core instead of single core. See PCN-2021-021 for more details.

<sup>&</sup>lt;sup>4</sup> The chips will be produced with chip revision v3.1 inside. See PCN20220901 for more details.

<sup>&</sup>lt;sup>5</sup> The chips will be produced with chip revision v1.1 inside. See PCN20220901 for more details.

<sup>&</sup>lt;sup>6</sup> The in-package flash supports:

# 2 Pins

# 2.1 Pin Layout




Figure 2-1. ESP32 Pin Layout (QFN 6\*6, Top View)




Figure 2-2. ESP32 Pin Layout (QFN 5\*5, Top View)

# 2.2 Pin Overview

Table 2-1. Pin Overview

Name	No.	Туре	Function								
	Analog										
VDDA	1	Р	Analog po	ower supply (2.	.3 V ~ 3.6 V)						
LNA_IN	2	1/0	RF input a	and output							
VDD3P3	3	Р	Analog po	ower supply (2.	.3 V ~ 3.6 V)						
VDD3P3	4	Р	Analog po	ower supply (2.	.3 V ~ 3.6 V)						
					VD	D3P3_RTC					
SENSOR_VP	5	I	GPI036,	ADC1_CHO,	RTC_GPI00						
SENSOR_CAPP	6	I	GPI037,	ADC1_CH1,	RTC_GPI01						
SENSOR_CAPN	7	- 1	GPI038,	ADC1_CH2,	RTC_GPI02						
SENSOR_VN	8	I	GPI039,	ADC1_CH3,	RTC_GPI03						
			High: On;	enables the cl	hip						
CHIP_PU	9	1	Low: Off;	the chip shuts	down						
			Note: Do	not leave the (	CHIP_PU pin floa	nting.					
VDET_1	10	- 1	GPI034,	ADC1_CH6,	RTC_GPIO4						
VDET_2	11	1	GPI035,	ADC1_CH7,	RTC_GPI05						
32K_XP	12	1/0	GPI032,	ADC1_CH4,	RTC_GPI09,	TOUCH9,	32K_XP (32.768	3 kHz crystal	oscillator input	t)	
32K_XN	13	1/0	GPI033,	ADC1_CH5,	RTC_GPI08,	TOUCH8,	32K_XN (32.76	8 kHz crystal	oscillator outp	ut)	
GPI025	14	1/0	GPI025,	ADC2_CH8,	RTC_GPI06,	DAC_1,	EMAC_RXDO				
GPI026	15	1/0	GPI026,	ADC2_CH9,	RTC_GPI07,	DAC_2,	EMAC_RXD1				
GPIO27	16	1/0	GPI027,	ADC2_CH7,	RTC_GPI017,	TOUCH7,	EMAC_RX_DV				
MTMS	17	1/0	GPI014,	ADC2_CH6,	RTC_GPI016,	TOUCH6,	EMAC_TXD2,	HSPICLK,	HS2_CLK,	SD_CLK,	MTMS
MTDI	18	1/0	GPI012,	ADC2_CH5,	RTC_GPI015,	TOUCH5,	EMAC_TXD3,	HSPIQ,	HS2_DATA2,	SD_DATA2,	MTDI
VDD3P3_RTC	19	Р	Input pow	er supply for R	RTC IO (2.3 V $\sim$ 3	3.6 V)					
MTCK	20	1/0	GPI013,	ADC2_CH4,	RTC_GPI014,	TOUCH4,	EMAC_RX_ER,	HSPID,	HS2_DATA3,	SD_DATA3,	MTCK
MTDO	21	1/0	GPI015,	ADC2_CH3,	RTC_GPI013,	TOUCH3,	EMAC_RXD3,	HSPICSO,	HS2_CMD,	SD_CMD,	MTDO

Name	No.	Туре	Function							
GPI02	22	1/0	GPIO2,	ADC2_CH2,	RTC_GPI012,	TOUCH2,		HSPIWP,	HS2_DATAO,	SD_DATAO
GPI00	23	1/0	GPIOO,	ADC2_CH1,	RTC_GPIO11,	TOUCH1,	EMAC_TX_CLK,	CLK_OUT1,		
GPIO4	24	1/0	GPIO4,	ADC2_CHO,	RTC_GPI010,	TOUCHO,	EMAC_TX_ER,	HSPIHD,	HS2_DATA1,	SD_DATA1
					V	DD_SDIO				
GPIO16	25	1/0	GPI016,	HS1_DATA4,	U2RXD,	EMAC_CLK_	OUT			
VDD_SDIO	26	Р	Output p	ower supply: 1.8	3 V or the same	voltage as VDI	D3P3_RTC			
GPIO17	27	1/0	GPI017,	HS1_DATA5,	U2TXD,	EMAC_CLK_	OUT_180			
SD_DATA_2	28	1/0	GPIO9,	HS1_DATA2,	U1RXD,	SD_DATA2,	SPIHD			
SD_DATA_3	29	1/0	GPI010,	HS1_DATA3,	U1TXD,	SD_DATA3,	SPIWP			
SD_CMD	30	1/0	GPIO11,	HS1_CMD,	U1RTS,	SD_CMD,	SPICS0			
SD_CLK	31	1/0	GPI06,	HS1_CLK,	U1CTS,	SD_CLK,	SPICLK			
SD_DATA_O	32	1/0	GPIO7,	HS1_DATAO,	U2RTS,	SD_DATAO,	SPIQ			
SD_DATA_1	33	1/0	GPIO8,	HS1_DATA1,	U2CTS,	SD_DATA1,	SPID			
					VD	D3P3_CPU				
GPI05	34	1/0	GPIO5,	HS1_DATA6,	VSPICSO,	EMAC_RX_C	LK			
GPIO18	35	1/0	GPI018,	HS1_DATA7,	VSPICLK					
GPI023	36	1/0	GPI023,	HS1_STROBE,	VSPID					
VDD3P3_CPU	37	Р	Input pov	ver supply for C	PU IO (1.8 V $\sim$ 3	i.6 V)				
GPIO19	38	1/0	GPI019,	UOCTS,	VSPIQ,	EMAC_TXDO				
GPI022	39	1/0	GPI022,	UORTS,	VSPIWP,	EMAC_TXD1				
UORXD	40	1/0	GPIO3,	UORXD,	CLK_OUT2					
UOTXD	41	1/0	GPIO1,	UOTXD,	CLK_OUT3,	EMAC_RXD2				
GPIO21	42	1/0	GPI021,		VSPIHD,	EMAC_TX_E	N			
						Analog				
VDDA	43	Р	Analog p	ower supply (2.	3 V ∼ 3.6 V)					
XTAL_N	44	0	External	crystal output						
XTAL_P	45		External	crystal input						
VDDA	46	Р	Analog p	ower supply (2.	3 V ~ 3.6 V)					
CAP2	47	Ī	Connects	s to a 3.3 nF (10	%) capacitor an	nd $\overline{20~\mathrm{k}\Omega}$ resist	or in parallel to CA	\P1		

10

Pins

Name	No.	Туре	Function
CAP1	48	1	Connects to a 10 nF series capacitor to ground
GND	49	Р	Ground

 $\sim$ 

# Notes for Table 2-1 Pin Overview:

1. Function names:

- 2. Regarding highlighted cells, see Section 2.3.1 Restrictions for GPIOs and RTC\_GPIOs.
- 3. For a quick reference guide to using the IO\_MUX, Ethernet MAC, and GPIO Matrix pins of ESP32, please refer to Appendix ESP32 Pin Lists.

#### 2.3 **IO Pins**

# 2.3.1 Restrictions for GPIOs and RTC\_GPIOs

All IO pins of the ESP32 have GPIO and some have RTC\_GPIO pin functions. However, these IO pins are multifunctional and can be configured for different purposes based on the requirements. Some IOs have restrictions for usage. It is essential to consider their multiplexed nature and the limitations when using these IO pins.

In Table 2-1 Pin Overview some pin functions are highlighted, specically:

- GPIO Input only pins, output is not supported due to lack of pull-up/pull-down resistors.
- GPIO allocated for communication with in-package flash/PSRAM and NOT recommended for other uses. For details, see Section 2.6 Pin Mapping Between Chip and Flash/PSRAM.
- GPIO have one of the following important functions:
  - Strapping pins need to be at certain logic levels at startup. See Section 3 Boot Configurations.
  - JTAG interface often used for debugging.
  - UART interface often used for debugging.

See also Appendix A.1 – Notes on ESP32 Pin Lists.

#### **Analog Pins** 2.4

Table 2-2. Analog Pins

Pin	Pin	Pin	Pin
No.	Name	Туре	Function
1	I NIA INI	1/0	Low Noise Amplifier (LNA) input signal, Power Amplifier (PA) out-
'	1 LNA_IN		put signal
4	CHIP PU I		High: on, enables the chip (Powered up).
4	CHIP_PU	1	Low: off, the chip powers off (powered down).
			Note: Do not leave the CHIP_PU pin floating.
53	XTAL_N	_	External clock input/output connected to chip's crystal or oscillator
54	XTAL_P	_	P/N means differential clock positive/negative.

#### 2.5 **Power Supply**

### 2.5.1 Power Pins

ESP32's digital pins are divided into three different power domains:

- VDD3P3\_RTC
- VDD3P3\_CPU
- VDD\_SDIO

Table 2-3. Power Pins

Pin	Pin		Power Supply				
No.	Name	Direction	Power Domain / Other	IO Pins			
3	VDD3P3	Input	Analog power domain				
4	VDD3P3	Input	Analog power domain				
19	VDD3P3_RTC <sup>1</sup>	Input	RTC and part of Digital power domains	RTC IO			
26	VDD3P3_SDIO <sup>3</sup>	Input/Output	Analog power domain				
37	VDD3P3_CPU <sup>2</sup>	Input	Digital power domain	Digital IO			
43	VDDA	Input	Analog power domain				
46	VDDA	Input	Analog power domain				
49	GND	_	External ground connection				

<sup>&</sup>lt;sup>1</sup> VDD3P3\_RTC is also the input power supply for RTC and CPU.

# 2.5.2 Power Scheme

The power scheme is shown in Figure 2-3 ESP32 Power Scheme.




Figure 2-3. ESP32 Power Scheme

The internal LDO can be configured as having 1.8 V, or the same voltage as VDD3P3\_RTC. It can be powered

<sup>&</sup>lt;sup>2</sup> VDD3P3\_CPU is also the input power supply for CPU.

<sup>&</sup>lt;sup>3</sup> VDD\_SDIO connects to the output of an internal LDO whose input is VDD3P3\_RTC. When VDD\_SDIO is connected to the same PCB net together with VDD3P3\_RTC, the internal LDO is disabled automatically.

off via software to minimize the current of flash/SRAM during the Deep-sleep mode.

#### 2.5.3 Chip Power-up and Reset

Once the power is supplied to the chip, its power rails need a short time to stabilize. After that, CHIP PU - the pin used for power-up and reset - is pulled high to activate the chip. For information on CHIP\_PU as well as power-up and reset timing, see Figure 2-4 and Table 2-4.




Figure 2-4. Visualization of Timing Parameters for Power-up and Reset

Parameter	Description	Min (μs)		
+	Time reserved for the 3.3 V rails to stabilize before the CHIP_PU			
$t_{STBL}$	pin is pulled high to activate the chip	50		
+	Time reserved for CHIP_PU to stay below $V_{IL\_nRST}$ to reset the	EO.		
$\mid t_{RST} \mid$	chip (see Table 5-3)	50		

Table 2-4. Description of Timing Parameters for Power-up and Reset

- In scenarios where ESP32 is powered up and down repeatedly by switching the power rails, while there is a large capacitor on the VDD33 rail and CHIP PU and VDD33 are connected, simply switching off the CHIP\_PU power rail and immediately switching it back on may cause an incomplete power discharge cycle and failure to reset the chip adequately.
  - An additional discharge circuit may be required to accelerate the discharge of the large capacitor on rail VDD33, which will ensure proper power-on-reset when the ESP32 is powered up again.
- When a battery is used as the power supply for the ESP32 series of chips and modules, a supply voltage supervisor is recommended, so that a boot failure due to low voltage is avoided. Users are recommended to pull CHIP\_PU low if the power supply for ESP32 is below 2.3 V.

### Notes on power supply:

- The operating voltage of ESP32 ranges from 2.3 V to 3.6 V. When using a single-power supply, the recommended voltage of the power supply is 3.3 V, and its recommended output current is 500 mA or more.
- PSRAM and flash both are powered by VDD\_SDIO. If the chip has an in-package flash, the voltage of VDD\_SDIO is determined by the operating voltage of the in-package flash. If the chip also connects to an external PSRAM, the operating voltage of external PSRAM must match that of the in-package flash. This also applies if the chip has an in-package PSRAM but also connects to an external flash.

- ullet When VDD\_SDIO 1.8 V is used as the power supply for external flash/PSRAM, a 2 k $\Omega$  grounding resistor should be added to VDD\_SDIO. For the circuit design, please refer to ESP32 Hardware Design Guidelines.
- When the three digital power supplies are used to drive peripherals, e.g., 3.3 V flash, they should comply with the peripherals' specifications.

#### Pin Mapping Between Chip and Flash/PSRAM 2.6

Table 2-5 lists the pin-to-pin mapping between the chip and the in-package flash/PSRAM. The chip pins listed here are not recommended for other usage.

For the data port connection between ESP32 and off-package flash/PSRAM please refer to Table 2-6.

Table 2-5. Pin-to-Pin Mapping Between Chip and In-Package Flash/PSRAM

ESP32-U4WDH	In-Package Flash (4 MB)
SD_DATA_1	IOO/DI
GPIO17	IO1/DO
SD_DATA_0	IO2/WP#
SD_CMD	IO3/HOLD#
SD_CLK	CLK
GPI016	CS#
GND	VSS
VDD_SDIO <sup>1</sup>	VDD
ESP32-DOWDR2-V3	In-Package PSRAM (2 MB)
ESP32-DOWDR2-V3 SD_DATA_1	In-Package PSRAM (2 MB) SIOO/SI
SD_DATA_1	SIOO/SI
SD_DATA_1 SD_DATA_0	SI00/SI SI01/S0
SD_DATA_1 SD_DATA_0 SD_DATA_3	SIOO/SI SIO1/SO SIO2
SD_DATA_1 SD_DATA_0 SD_DATA_3 SD_DATA_2	\$100/\$1 \$101/\$0 \$102 \$103
SD_DATA_1 SD_DATA_0 SD_DATA_3 SD_DATA_2 SD_CLK	SIOO/SI SIO1/SO SIO2 SIO3 SCLK

Table 2-6. Pin-to-Pin Mapping Between Chip and Off-Package Flash/PSRAM

Chip Pin	Off-Package Flash
SD_DATA_1/SPID	IOO/DI
SD_DATA_O/SPIQ	IO1/DO
SD_DATA_3/SPIWP	IO2/WP#
SD_DATA_2/SPIHD	IO3/HOLD#
SD_CLK	CLK
SD_CMD	CS#
GND	VSS
VDD_SDIO	VDD

Cont'd on next page

Table 2-6 - cont'd from previous page

Chip Pin	Off-Package PSRAM
Chip Pin	Off-Package PSRAM
SD_DATA_1	SIOO/SI
SD_DATA_0	SI01/S0
SD_DATA_3	SI02
SD_DATA_2	SIO3
SD_CLK/GPIO17 <sup>3</sup>	SCLK
GPIO16 <sup>2</sup>	CE#
GND	VSS
VDD_SDIO	VDD

#### Note:

- 1. As the in-package flash/PSRAM in ESP32-U4WDH/ESP32-DOWDR2-V3 operates at 3.3 V, VDD\_SDIO must be powered by VDD3P3\_RTC via a 6  $\Omega$  resistor. See Figure 2-3 ESP32 Power Scheme.
- 2. If GPIO16 is used to connect to PSRAM's CE# signal, please add a pull-up resistor at the GPIO16 pin. See ESP32-WROVER-E Datasheet > Figure Schematics of ESP32-WROVER-E.
- 3. SD\_CLK and GPI017 pins are available to connect to the SCLK signal of external PSRAM.
  - If SD\_CLK pin is selected, one GPIO (i.e., GPIO17) will be saved. The saved GPIO can be used for other purposes. This connection has passed internal tests, but relevant certification has not been completed.
  - Or GPI017 pin is used to connect to the SCLK signal. This connection has passed relevant certification, see certificates for ESP32-WROVER-E.

Please select the proper pin for your specific applications.

# 3 Boot Configurations

The chip allows for configuring the following boot parameters through strapping pins and eFuse bits at power-up or a hardware reset, without microcontroller interaction.

### • Chip boot mode

- Strapping pin: GPIOO and GPIO2

# • Internal LDO (VDD\_SDIO) Voltage

- Strapping pin: MTDI

- eFuse bit: EFUSE\_SDIO\_FORCE and EFUSE\_SDIO\_TIEH

# UOTXD printing

- Strapping pin: MTDO

# • Timing of SDIO Slave

- Strapping pin: MTDO and GPIO5

## · JTAG signal source

- Strapping pin: MTCK, MTMS, MTDI and MTDO

- eFuse bit: EFUSE\_DISABLE\_JTAG

The default values of all the above eFuse bits are 0, which means that they are not burnt. Given that eFuse is one-time programmable, once an eFuse bit is programmed to 1, it can never be reverted to 0. For how to program eFuse bits, please refer to ESP32 Technical Reference Manual > Chapter eFuse Controller.

The default values of the strapping pins, namely the logic levels, are determined by pins' internal weak pull-up/pull-down resistors at reset if the pins are not connected to any circuit, or connected to an external high-impedance circuit.

Table 3-1. Default Configuration of Strapping Pins

Strapping Pin	Default Configuration	Bit Value
GPI00	Pull-up	1
GPIO2	Pull-down	0
MTDI	Pull-down	0
MTDO	Pull-up	1
GPIO5	Pull-up	1

To change the bit values, the strapping pins should be connected to external pull-down/pull-up resistances. If the ESP32 is used as a device by a host MCU, the strapping pin voltage levels can also be controlled by the host MCU.

All strapping pins have latches. At system reset, the latches sample the bit values of their respective strapping pins and store them until the chip is powered down or shut down. The states of latches cannot be changed in any other way. It makes the strapping pin values available during the entire chip operation, and the pins are freed up to be used as regular IO pins after reset.

The timing of signals connected to the strapping pins should adhere to the setup time and hold time specifications in Table 3-2 and Figure 3-1.

Table 3-2. Description of Timing Parameters for the Strapping Pins

Parameter	Description	Min (ms)
+	Setup time is the time reserved for the power rails to stabilize be-	0
$t_{SU}$	fore the CHIP_PU pin is pulled high to activate the chip.	U
	Hold time is the time reserved for the chip to read the strapping	
$t_H$	pin values after CHIP_PU is already high and before these pins	1
	start operating as regular IO pins.	




Figure 3-1. Visualization of Timing Parameters for the Strapping Pins

#### **Chip Boot Mode Control** 3.1

GPIOO and GPIO2 control the boot mode after the reset is released. See Table 3-3 Chip Boot Mode Control.

Table 3-3. Chip Boot Mode Control

Boot Mode	GPI00	GPI02
SPI Boot Mode	1	Any value
Joint Download Boot Mode <sup>2</sup>	0	0

<sup>&</sup>lt;sup>1</sup> **Bold** marks the default value and configuration.

- SDIO Download Boot
- UART Download Boot

In Joint Download Boot mode, the detailed boot flow of the chip is put below 3-2.

<sup>&</sup>lt;sup>2</sup> Joint Download Boot mode supports the following download methods:




Figure 3-2. Chip Boot Flow

uart\_download\_dis controls boot mode behaviors:

It permanently disables Download Boot mode when uart\_download\_dis is set to 1 (valid only for ESP32 ECO V3).

# 3.2 Internal LDO (VDD\_SDIO) Voltage Control

The required VDD\_SPI voltage for the chips of the ESP32 Series can be found in Table 1-1 Comparison.

MTDI is used to select the VDD\_SDIO power supply voltage at reset:

- MTDI = 0 (by default), VDD\_SDIO pin is powered directly from VDD3P3\_RTC. Typically this voltage is 3.3 V. For more information, see Section 2.5.2 *Power Scheme*.
- MTDI = 1, VDD\_SDIO pin is powered from internal 1.8 V LDO.

This functionality can be overridden by setting EFUSE\_SDIO\_FORCE to 1, in which case the EFUSE\_SDIO\_TIEH determines the VDD\_SDIO voltage:

- EFUSE\_SDIO\_TIEH = 0, VDD\_SDIO connects to 1.8 V LDO.
- EFUSE\_SPI\_TIEH = 1, VDD\_SDIO connects to VDD3P3\_RTC.

#### **UOTXD Printing Control** 3.3

During booting, the strapping pin MTDO can be used to control the UOTXD Printing, as Table 3-4 shows.

Table 3-4. UOTXD Printing Control

UOTXD Printing Control	MTDO
Enabled <sup>1</sup>	1
Disabled	0

<sup>&</sup>lt;sup>1</sup> Bold marks the default value and configuration.

#### **Timing Control of SDIO Slave** 3.4

The strapping pin MTDO and GPIO5 can be used to control the timing of SDIO slave, see Table 3-5 Timing Control of SDIO Slave.

Table 3-5. Timing Control of SDIO Slave

Edge behavior	MTDO	GPI05
Falling edge sampling, falling edge output	0	0
Falling edge sampling, rising edge output	0	1
Rising edge sampling, falling edge output	1	0
Rising edge sampling, rising edge output	1	1

<sup>&</sup>lt;sup>1</sup> **Bold** marks the default value and configuration.

#### **JTAG Signal Source Control** 3.5

The strapping pin MTCK, MTMS, MTDI and MTDO can be used to control the source of JTAG signals during the early boot process.

If EFUSE\_DISABLE\_JTAG is set to 1, the source of JTAG signals can be disabled.

# 4 Functional Description

# 4.1 CPU and Memory

### 4.1.1 CPU

ESP32 contains one or two low-power Xtensa® 32-bit LX6 microprocessor(s) with the following features:

- 7-stage pipeline to support the clock frequency of up to 240 MHz (160 MHz for ESP32-SOWD (NRND))
- 16/24-bit Instruction Set provides high code-density
- Support for Floating Point Unit
- Support for DSP instructions, such as a 32-bit multiplier, a 32-bit divider, and a 40-bit MAC
- Support for 32 interrupt vectors from about 70 interrupt sources

The single-/dual-CPU interfaces include:

- Xtensa RAM/ROM Interface for instructions and data
- Xtensa Local Memory Interface for fast peripheral register access
- External and internal interrupt sources
- JTAG for debugging

For information about the Xtensa® Instruction Set Architecture, please refer to Xtensa® Instruction Set Architecture (ISA) Summary.

# 4.1.2 Internal Memory

ESP32's internal memory includes:

- 448 KB of ROM for booting and core functions
- 520 KB of on-chip SRAM for data and instructions
- 8 KB of SRAM in RTC, which is called RTC FAST Memory and can be used for data storage; it is accessed by the main CPU during RTC Boot from the Deep-sleep mode.
- 8 KB of SRAM in RTC, which is called RTC SLOW Memory and can be accessed by the ULP coprocessor during the Deep-sleep mode.
- 1 Kbit of eFuse: 256 bits are used for the system (MAC address and chip configuration) and the remaining 768 bits are reserved for customer applications, including flash-encryption and chip-ID.
- In-package flash or PSRAM

### Note:

Products in the ESP32 series differ from each other, in terms of their support for in-package flash or PSRAM and the size of them. For details, please refer to Section 1 ESP32 Series Comparison.

### 4.1.3 External Flash and RAM

ESP32 supports multiple external QSPI flash and external RAM (SRAM) chips. More details can be found in <u>ESP32 Technical Reference Manual</u> > Chapter SPI Controller. ESP32 also supports hardware encryption/decryption based on AES to protect developers' programs and data in flash.

ESP32 can access the external QSPI flash and SRAM through high-speed caches.

- Up to 16 MB of external flash can be mapped into CPU instruction memory space and read-only memory space simultaneously.
  - When external flash is mapped into CPU instruction memory space, up to 11 MB + 248 KB can be mapped at a time. Note that if more than 3 MB + 248 KB are mapped, cache performance will be reduced due to speculative reads by the CPU.
  - When external flash is mapped into read-only data memory space, up to 4 MB can be mapped at a time. 8-bit, 16-bit and 32-bit reads are supported.
- External RAM can be mapped into CPU data memory space. SRAM up to 8 MB is supported and up to 4 MB can be mapped at a time. 8-bit, 16-bit and 32-bit reads and writes are supported.

#### Note:

After ESP32 is initialized, firmware can customize the mapping of external RAM or flash into the CPU address space.

# 4.1.4 Address Mapping Structure

The structure of address mapping is shown in Figure 4-1. The memory and peripheral mapping is shown in Table 4-1.




Figure 4-1. Address Mapping Structure

Table 4-1. Memory and Peripheral Mapping

Category	Target	Start Address	End Address	Size
	Internal ROM 0	0×4000_0000	0×4005_FFFF	384 KB
	Internal ROM 1	0×3FF9_0000	0×3FF9_FFFF	64 KB
	Internal SRAM 0	0×4007_0000	0×4009_FFFF	192 KB
	lateral CDAM 1	0×3FFE_0000	0×3FFF_FFFF	100 KD
Embedded	Internal SRAM 1	0×400A_0000	0×400B_FFFF	– 128 KB
Memory	Internal SRAM 2	0×3FFA_E000	0×3FFD_FFFF	200 KB
	DTC FACT Mamony	0×3FF8_0000	0×3FF8_1FFF	0 1/D
	RTC FAST Memory	0×400C_0000	0×400C_1FFF	– 8 KB
	RTC SLOW Memory	0×5000_0000	0×5000_1FFF	8 KB
External	External Flash	0×3F40_0000	0×3F7F_FFFF	4 MB
External	External Flash	0×400C_2000	0×40BF_FFFF	11 MB+248 KB
Memory	External RAM	0×3F80_0000	0×3FBF_FFFF	4 MB
	DPort Register	0×3FF0_0000	0×3FF0_0FFF	4 KB
	AES Accelerator	0×3FF0_1000	0×3FF0_1FFF	4 KB
	RSA Accelerator	0×3FF0_2000	0×3FF0_2FFF	4 KB
	SHA Accelerator	0×3FF0_3000	0×3FF0_3FFF	4 KB
	Secure Boot	0×3FF0_4000	0×3FF0_4FFF	4 KB
	Cache MMU Table	0×3FF1_0000	0×3FF1_3FFF	16 KB
	PID Controller	0×3FF1_F000	0×3FF1_FFFF	4 KB
	UARTO	0×3FF4_0000	0×3FF4_0FFF	4 KB
	SPI1	0×3FF4_2000	0×3FF4_2FFF	4 KB
	SPIO	0×3FF4_3000	0×3FF4_3FFF	4 KB
	GPIO	0×3FF4_4000	0×3FF4_4FFF	4 KB
	RTC	0×3FF4_8000	0×3FF4_8FFF	4 KB
	IO MUX	0×3FF4_9000	0×3FF4_9FFF	4 KB
	SDIO Slave	0×3FF4_B000	0×3FF4_BFFF	4 KB
	UDMA1	0×3FF4_C000	0×3FF4_CFFF	4 KB
Peripheral	1280	0×3FF4_F000	0×3FF4_FFFF	4 KB
	UART1	0×3FF5_0000	0×3FF5_0FFF	4 KB
	1200	0×3FF5_3000	0×3FF5_3FFF	4 KB
	UDMAO	0×3FF5_4000	0×3FF5_4FFF	4 KB
	SDIO Slave	0×3FF5_5000	0×3FF5_5FFF	4 KB
	RMT	0×3FF5_6000	0×3FF5_6FFF	4 KB
	PCNT	0×3FF5_7000	0×3FF5_7FFF	4 KB
	SDIO Slave	0×3FF5_8000	0×3FF5_8FFF	4 KB
	LED PWM	0×3FF5_9000	0×3FF5_9FFF	4 KB
	eFuse Controller	0×3FF5_A000	0×3FF5_AFFF	4 KB
	Flash Encryption	0×3FF5_B000	0×3FF5_BFFF	4 KB
	PWMO	0×3FF5_E000	0×3FF5_EFFF	4 KB
	TIMGO	0×3FF5_F000	0×3FF5_FFFF	4 KB
	TIMG1	0×3FF6_0000	0×3FF6_0FFF	4 KB
	SPI2	0×3FF6_4000	0×3FF6_4FFF	4 KB
	SPI3	0×3FF6_5000	0×3FF6_5FFF	4 KB

Category	Target	Start Address	End Address	Size
	SYSCON	0×3FF6_6000	0×3FF6_6FFF	4 KB
	12C1	0×3FF6_7000	0×3FF6_7FFF	4 KB
	SDMMC	0×3FF6_8000	0×3FF6_8FFF	4 KB
	EMAC	0×3FF6_9000	0×3FF6_AFFF	8 KB
Peripheral	TWAI	0×3FF6_B000	0×3FF6_BFFF	4 KB
renprierai	PWM1	0×3FF6_C000	0×3FF6_CFFF	4 KB
	12S1	0×3FF6_D000	0×3FF6_DFFF	4 KB
	UART2	0×3FF6_E000	0×3FF6_EFFF	4 KB
	PWM2	0×3FF6_F000	0×3FF6_FFFF	4 KB
	PWM3	0×3FF7_0000	0×3FF7_0FFF	4 KB
	RNG	0×3FF7_5000	0×3FF7_5FFF	4 KB

### 4.1.5 Cache

ESP32 uses a two-way set-associative cache. Each of the two CPUs has 32 KB of cache featuring a block size of 32 bytes for accessing external storage.

For details, see ESP32 Technical Reference Manual > Chapter System and Memory > Section Cache.

# 4.2 System Clocks

### 4.2.1 CPU Clock

Upon reset, an external crystal clock source is selected as the default CPU clock. The external crystal clock source also connects to a PLL to generate a high-frequency clock (typically 160 MHz).

In addition, ESP32 has an internal 8 MHz oscillator. The application can select the clock source from the external crystal clock source, the PLL clock or the internal 8 MHz oscillator. The selected clock source drives the CPU clock directly, or after division, depending on the application.

### 4.2.2 RTC Clock

The RTC clock has five possible sources:

- external low-speed (32 kHz) crystal clock
- external crystal clock divided by 4
- internal RC oscillator (typically about 150 kHz, and adjustable)
- internal 8 MHz oscillator
- internal 31.25 kHz clock (derived from the internal 8 MHz oscillator divided by 256)

When the chip is in the normal power mode and needs faster CPU accessing, the application can choose the external high-speed crystal clock divided by 4 or the internal 8 MHz oscillator. When the chip operates in the low-power mode, the application chooses the external low-speed (32 kHz) crystal clock, the internal RC clock or the internal 31.25 kHz clock.

### 4.2.3 Audio PLL Clock

The audio clock is generated by the ultra-low-noise fractional-N PLL.

For details, see ESP32 Technical Reference Manual > Chapter Reset and Clock.

# 4.3 RTC and Low-power Management

# 4.3.1 Power Management Unit (PMU)

With the use of advanced power-management technologies, ESP32 can switch between different power modes.

- Power modes
  - Active mode: The chip radio is powered up. The chip can receive, transmit, or listen.
  - Modem-sleep mode: The CPU is operational and the clock is configurable. The Wi-Fi/Bluetooth baseband and radio are disabled.
  - Light-sleep mode: The CPU is paused. The RTC memory and RTC peripherals, as well as the ULP coprocessor are running. Any wake-up events (MAC, SDIO host, RTC timer, or external interrupts) will wake up the chip.
  - Deep-sleep mode: Only the RTC memory and RTC peripherals are powered up. Wi-Fi and Bluetooth connection data are stored in the RTC memory. The ULP coprocessor is functional.
  - Hibernation mode: The internal 8 MHz oscillator and ULP coprocessor are disabled. The RTC recovery memory is powered down. Only one RTC timer on the slow clock and certain RTC GPIOs are active. The RTC timer or the RTC GPIOs can wake up the chip from the Hibernation mode.

Table 4-2. Power Consumption by Power Modes

Power mode	Description			Power Consumption
	Wi-Fi Tx packet			Please refer to
Active (RF working)		Wi-Fi/BT Tx packet		Table 5-4 for details.
		Wi-Fi/BT Rx and listen	ing	
		* 240 MHz	Dual-core chip(s)	30 mA ~ 68 mA
		240 141112	Single-core chip(s)	N/A
Modem-sleep	The CPU is	The CPU is powered up. * 160 MHz *	Dual-core chip(s)	27 mA ~ 44 mA
Modern-sieep	powered up.		Single-core chip(s)	27 mA ~ 34 mA
		Normal speed: 80 MHz	Dual-core chip(s)	20 mA ~ 31 mA
		Normai speed. 60 Minz	Single-core chip(s)	20 mA ~ 25 mA
Light-sleep	-			0.8 mA
	Th	e ULP coprocessor is pov	vered up.	150 μΑ
Deep-sleep	ULP sensor-monitored pattern			100 μA @1% duty
	RTC timer + RTC memory			10 μΑ
Hibernation	RTC timer only			5 μΑ
Power off	CHIP_PU is	CHIP_PU is set to low level, the chip is powered down.		

 <sup>\*</sup> Among the ESP32 series of SoCs, ESP32-D0WD-V3, ESP32-D0WDR2-V3, ESP32-U4WDH, ESP32-D0WD (NRND), ESP32-D0WDQ6 (NRND), and ESP32-D0WDQ6-V3 (NRND) have a maximum CPU frequency of 240 MHz,

ESP32-SOWD (NRND) has a maximum CPU frequency of 160 MHz.

- When Wi-Fi is enabled, the chip switches between Active and Modem-sleep modes. Therefore, power consumption changes accordingly.
- In Modem-sleep mode, the CPU frequency changes automatically. The frequency depends on the CPU load and the peripherals used.
- During Deep-sleep, when the ULP coprocessor is powered on, peripherals such as GPIO and RTC I2C are able to operate.
- When the system works in the ULP sensor-monitored pattern, the ULP coprocessor works with the ULP sensor periodically and the ADC works with a duty cycle of 1%, so the power consumption is 100  $\mu$ A.

# 4.3.2 Ultra-Low-Power Coprocessor

The ULP coprocessor and RTC memory remain powered on during the Deep-sleep mode. Hence, the developer can store a program for the ULP coprocessor in the RTC slow memory to access the peripheral devices, internal timers and internal sensors during the Deep-sleep mode. This is useful for designing applications where the CPU needs to be woken up by an external event, or a timer, or a combination of the two, while maintaining minimal power consumption.

For details, see ESP32 Technical Reference Manual > Chapter ULP Coprocessor.

# 4.4 Timers and Watchdogs

# 4.4.1 General Purpose Timers

There are four general-purpose timers embedded in the chip. They are all 64-bit generic timers which are based on 16-bit prescalers and 64-bit auto-reload-capable up/down-timers.

The timers feature:

- A 16-bit clock prescaler, from 2 to 65536
- A 64-bit timer
- Configurable up/down timer: incrementing or decrementing
- Halt and resume of time-base counter
- · Auto-reload at alarming
- Software-controlled instant reload
- Level and edge interrupt generation

For details, see <u>ESP32 Technical Reference Manual</u> > Chapter Timer Group.

# 4.4.2 Watchdog Timers

The chip has three watchdog timers: one in each of the two timer modules (called the Main Watchdog Timer, or MWDT) and one in the RTC module (called the RTC Watchdog Timer, or RWDT). These watchdog timers are intended to recover from an unforeseen fault causing the application program to abandon its normal sequence. A watchdog timer has four stages. Each stage may trigger one of three or four possible actions upon the expiry of its programmed time period, unless the watchdog is fed or disabled. The actions are:

interrupt, CPU reset, core reset, and system reset. Only the RWDT can trigger the system reset, and is able to reset the entire chip, including the RTC itself. A timeout value can be set for each stage individually.

During flash boot the RWDT and the first MWDT start automatically in order to detect, and recover from, booting problems.

The watchdogs have the following features:

- Four stages, each of which can be configured or disabled separately
- A programmable time period for each stage
- One of three or four possible actions (interrupt, CPU reset, core reset, and system reset) upon the expiry of each stage
- 32-bit expiry counter
- Write protection that prevents the RWDT and MWDT configuration from being inadvertently altered
- SPI flash boot protection If the boot process from an SPI flash does not complete within a predetermined time period, the watchdog will reboot the entire system.

For details, see ESP32 Technical Reference Manual > Chapter Watchdog Timers.

#### **Cryptographic Hardware Accelerators** 4.5

ESP32 is equipped with hardware accelerators of general algorithms, such as AES (FIPS PUB 197), SHA (FIPS PUB 180-4), RSA, and ECC. The chip also supports independent arithmetic, such as large-number modular multiplication and large-number multiplication. The maximum operation length for RSA, ECC, large-number modular multiplication, and large-number multiplication is 4096 bits.

The hardware accelerators greatly improve operation speed and reduce software complexity. They also support code encryption and dynamic decryption, which ensures that code in the flash will not be hacked.

#### 4.6 Radio and Wi-Fi

The radio module consists of the following blocks:

- 2.4 GHz receiver
- 2.4 GHz transmitter
- bias and regulators
- balun and transmit-receive switch
- clock generator

#### 4.6.1 2.4 GHz Receiver

The 2.4 GHz receiver demodulates the 2.4 GHz RF signal to quadrature baseband signals and converts them to the digital domain with two high-resolution, high-speed ADCs. To adapt to varying signal channel conditions, RF filters, Automatic Gain Control (AGC), DC offset cancelation circuits and baseband filters are integrated in the chip.

## 4.6.2 2.4 GHz Transmitter

The 2.4 GHz transmitter modulates the quadrature baseband signals to the 2.4 GHz RF signal, and drives the antenna with a high-powered Complementary Metal Oxide Semiconductor (CMOS) power amplifier. The use of digital calibration further improves the linearity of the power amplifier, enabling state-of-the-art performance in delivering up to +20.5 dBm of power for an 802.11b transmission and +18 dBm for an 802.11n transmission. Additional calibrations are integrated to cancel any radio imperfections, such as:

- Carrier leakage
- I/Q phase matching
- Baseband nonlinearities
- RF nonlinearities
- Antenna matching

These built-in calibration routines reduce the amount of time required for product testing, and render the testing equipment unnecessary.

### 4.6.3 Clock Generator

The clock generator produces quadrature clock signals of 2.4 GHz for both the receiver and the transmitter. All components of the clock generator are integrated into the chip, including all inductors, varactors, filters, regulators and dividers.

The clock generator has built-in calibration and self-test circuits. Quadrature clock phases and phase noise are optimized on-chip with patented calibration algorithms which ensure the best performance of the receiver and the transmitter.

### 4.6.4 Wi-Fi Radio and Baseband

ESP32 implements a TCP/IP and full 802.11 b/g/n Wi-Fi MAC protocol. It supports the Basic Service Set (BSS) STA and SoftAP operations under the Distributed Control Function (DCF). Power management is handled with minimal host interaction to minimize the active-duty period.

The ESP32 Wi-Fi Radio and Baseband support the following features:

- 802.11b/g/n
- 802.11n MCSO-7 in both 20 MHz and 40 MHz bandwidth
- 802.11n MCS32 (RX)
- 802.11n 0.4  $\mu$ s guard-interval
- up to 150 Mbps of data rate
- Receiving STBC 2×1
- Up to 20.5 dBm of transmitting power
- Adjustable transmitting power
- Antenna diversity

ESP32 supports antenna diversity with an external RF switch. One or more GPIOs control the RF switch and selects the best antenna to minimize the effects of channel fading.

### 4.6.5 Wi-Fi MAC

The ESP32 Wi-Fi MAC applies low-level protocol functions automatically. They are as follows:

- Four virtual Wi-Fi interfaces
- Simultaneous Infrastructure BSS Station mode/SoftAP mode/Promiscuous mode
- RTS protection, CTS protection, Immediate Block ACK
- Defragmentation
- TX/RX A-MPDU, RX A-MSDU
- TXOP
- WMM
- CCMP (CBC-MAC, counter mode), TKIP (MIC, RC4), WAPI (SMS4), WEP (RC4) and CRC
- Automatic beacon monitoring (hardware TSF)

# 4.7 Bluetooth

The chip integrates a Bluetooth link controller and Bluetooth baseband, which carry out the baseband protocols and other low-level link routines, such as modulation/demodulation, packet processing, bit stream processing, frequency hopping, etc.

### 4.7.1 Bluetooth Radio and Baseband

The Bluetooth Radio and Baseband support the following features:

- Class-1, class-2 and class-3 transmit output powers, and a dynamic control range of up to 21 dB
- $\pi/4$  DQPSK and 8 DPSK modulation
- High performance in NZIF receiver sensitivity with a minimum sensitivity of -94 dBm
- Class-1 operation without external PA
- Internal SRAM allows full-speed data-transfer, mixed voice and data, and full piconet operation
- Logic for forward error correction, header error control, access code correlation, CRC, demodulation, encryption bit stream generation, whitening and transmit pulse shaping
- ACL, SCO, eSCO, and AFH
- $\bullet\,$  A-law,  $\mu\text{-law},$  and CVSD digital audio CODEC in PCM interface
- SBC audio CODEC
- Power management for low-power applications
- SMP with 128-bit AES

## 4.7.2 Bluetooth Interface

- Provides UART HCI interface, up to 4 Mbps
- Provides SDIO/SPI HCI interface

• Provides PCM/I2S audio interface

### 4.7.3 Bluetooth Stack

The Bluetooth stack of the chip is compliant with the Bluetooth v4.2 BR/EDR and Bluetooth LE specifications.

## 4.7.4 Bluetooth Link Controller

The link controller operates in three major states: standby, connection and sniff. It enables multiple connections, and other operations, such as inquiry, page, and secure simple-pairing, and therefore enables Piconet and Scatternet. Below are the features:

- Classic Bluetooth
  - Device Discovery (inquiry, and inquiry scan)
  - Connection establishment (page, and page scan)
  - Multi-connections
  - Asynchronous data reception and transmission
  - Synchronous links (SCO/eSCO)
  - Master/Slave Switch
  - Adaptive Frequency Hopping and Channel assessment
  - Broadcast encryption
  - Authentication and encryption
  - Secure Simple-Pairing
  - Multi-point and scatternet management
  - Sniff mode
  - Connectionless Slave Broadcast (transmitter and receiver)
  - Enhanced power control
  - Ping
- Bluetooth Low Energy
  - Advertising
  - Scanning
  - Simultaneous advertising and scanning
  - Multiple connections
  - Asynchronous data reception and transmission
  - Adaptive Frequency Hopping and Channel assessment
  - Connection parameter update
  - Data Length Extension

- Link Layer Encryption
- LE Ping

#### 4.8 **Digital Peripherals**

#### General Purpose Input / Output Interface (GPIO) 4.8.1

ESP32 has 34 GPIO pins which can be assigned various functions by programming the appropriate registers. There are several kinds of GPIOs: digital-only, analog-enabled, capacitive-touch-enabled, etc. Analog-enabled GPIOs and Capacitive-touch-enabled GPIOs can be configured as digital GPIOs.

Most of the digital GPIOs can be configured as internal pull-up or pull-down, or set to high impedance. When configured as an input, the input value can be read through the register. The input can also be set to edge-trigger or level-trigger to generate CPU interrupts. Most of the digital IO pins are bi-directional, non-inverting and tristate, including input and output buffers with tristate control. These pins can be multiplexed with other functions, such as the SDIO, UART, SPI, etc. (More details can be found in the Appendix, Table IO\_MUX. ) For low-power operations, the GPIOs can be set to hold their states.

For details, see Section 4.10 Peripheral Pin Configurations, Appendix A -ESP32 Pin Lists and ESP32 Technical Reference Manual > Chapter IO\_MUX and GPIO Matrix.

### 4.8.2 Serial Peripheral Interface (SPI)

ESP32 features three SPIs (SPI, HSPI and VSPI) in slave and master modes in 1-line full-duplex and 1/2/4-line half-duplex communication modes.

#### Features of General Purpose SPI (GP-SPI)

- Programmable data transfer length, in multiples of 1 byte
- Four-line full-duplex/half-duplex communication and three-line half-duplex communication support
- Master mode and slave mode
- Programmable CPOL and CPHA
- Programmable clock

For details, see ESP32 Technical Reference Manual > Chapter SPI Controller.

#### Pin Assignment

For SPI, the pins are multiplexed with GPIO6 ~ GPIO11 via the IO MUX. For HSPI, the pins are multiplexed with GPIO2, GPIO12 ~ GPIO15 via the IO MUX. For VSPI, the pins are multiplexed with GPIO5, GPIO18 ~ GPI019, GPI021 ~ GPI023 via the IO MUX.

For more information about the pin assignment, see Section 4.10 Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO\_MUX and GPIO Matrix.

#### 4.8.3 Universal Asynchronous Receiver Transmitter (UART)

The UART in the ESP32 chip facilitates the transmission and reception of asynchronous serial data between the chip and external UART devices. It consists of two UARTs in the main system, and one low-power LP UART.

#### **Feature List**

- Programmable baud rate
- RAM shared by TX FIFOs and RX FIFOs
- Supports input baud rate self-check
- Support for various lengths of data bits and stop bits
- · Parity bit support
- Asynchronous communication (RS232 and RS485) and IrDA support
- Supports DMA to communicate data in high speed
- Supports UART wake-up
- Supports both software and hardware flow control

For details, see ESP32 Technical Reference Manual > Chapter UART Controller.

#### Pin Assignment

The pins for UART can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 4.10 Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO\_MUX and GPIO Matrix.

#### 4.8.4 I2C Interface

ESP32 has two I2C bus interfaces which can serve as I2C master or slave, depending on the user's configuration.

#### **Feature List**

- Two I2C controllers: one in the main system and one in the low-power system
- Standard mode (100 Kbit/s)
- Fast mode (400 Kbit/s)
- Up to 5 MHz, yet constrained by SDA pull-up strength
- Support for 7-bit and 10-bit addressing, as well as dual address mode
- Supports continuous data transmission with disabled Serial Clock Line (SCL)
- Supports programmable digital noise filter

Users can program command registers to control I2C interfaces, so that they have more flexibility.

For details, see <u>ESP32 Technical Reference Manual</u> > Chapter I2C Controller.

#### Pin Assignment

For regular I2C, the pins used can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 4.10 Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO\_MUX and GPIO Matrix.

#### 12S Interface 4.8.5

The I2S Controller in the ESP32 chip provides a flexible communication interface for streaming digital data in multimedia applications, particularly digital audio applications.

#### **Feature List**

- Master mode and slave mode
- Full-duplex and half-duplex communications
- A variety of audio standards supported
- Configurable high-precision output clock
- Supports PDM signal input and output
- Configurable data transmit and receive modes

For details, see ESP32 Technical Reference Manual > Chapter I2S Controller.

#### Pin Assignment

The pins for the I2S Controller can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 4.10 Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO\_MUX and GPIO Matrix.

#### **Remote Control Peripheral** 4.8.6

The Remote Control Peripheral (RMT) controls the transmission and reception of infrared remote control signals.

#### **Feature List**

- Eight channels for sending and receiving infrared remote control signals
- Independent transmission and reception capabilities for each channel
- Clock divider counter, state machine, and receiver for each RX channel
- Supports various infrared protocols

For details, see ESP32 Technical Reference Manual > Chapter Remote Control Peripheral.

#### Pin Assignment

The pins for the Remote Control Peripheral can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 4.10 Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO\_MUX and GPIO Matrix.

### 4.8.7 Pulse Counter Controller (PCNT)

The pulse counter controller (PCNT) is designed to count input pulses by tracking rising and falling edges of the input pulse signal.

#### **Feature List**

- Eight independent pulse counter units
- Each pulse counter unit has a 16-bit signed counter register and two channels
- Counter modes: increment, decrement, or disable
- Glitch filtering for input pulse signals and control signals
- Selection between counting on rising or falling edges of the input pulse signal

For details, see ESP32 Technical Reference Manual > Chapter Pulse Count Controller.

#### Pin Assignment

The pins for the Pulse Count Controller can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 4.10 Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO\_MUX and GPIO Matrix.

#### 4.8.8 LED PWM Controller

The LED PWM Controller (LEDC) is designed to generate PWM signals for LED control.

#### **Feature List**

- Sixteen independent PWM generators
- Maximum PWM duty cycle resolution of 20 bits
- Eight independent timers with 20-bit counters, configurable fractional clock dividers and counter overflow values
- Adjustable phase of PWM signal output
- PWM duty cycle dithering
- Automatic duty cycle fading

For details, see ESP32 Technical Reference Manual > Chapter LED PWM Controller.

#### Pin Assignment

The pins for the LED PWM Controller can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 4.10 Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO\_MUX and GPIO Matrix.

#### **Motor Control PWM** 4.8.9

The Pulse Width Modulation (PWM) controller can be used for driving digital motors and smart lights. The controller consists of PWM timers, the PWM operator and a dedicated capture sub-module. Each timer provides timing in synchronous or independent form, and each PWM operator generates a waveform for one PWM channel. The dedicated capture sub-module can accurately capture events with external timing.

- Three PWM timers for precise timing and frequency control
  - Every PWM timer has a dedicated 8-bit clock prescaler
  - The 16-bit counter in the PWM timer can work in count-up mode, count-down mode, or count-up-down mode
  - A hardware sync can trigger a reload on the PWM timer with a phase register. It will also trigger the
    prescaler' restart, so that the timer' s clock can also be synced, with selectable hardware
    synchronization source
- Three PWM operators for generating waveform pairs
  - Six PWM outputs to operate in several topologies
  - Configurable dead time on rising and falling edges; each set up independently
  - Modulating of PWM output by high-frequency carrier signals, useful when gate drivers are insulated with a transformer
- Fault Detection module
  - Programmable fault handling in both cycle-by-cycle mode and one-shot mode
  - A fault condition can force the PWM output to either high or low logic levels
- Capture module for hardware-based signal processing
  - Speed measurement of rotating machinery
  - Measurement of elapsed time between position sensor pulses
  - Period and duty cycle measurement of pulse train signals
  - Decoding current or voltage amplitude derived from duty-cycle-encoded signals of current/voltage sensors
  - Three individual capture channels, each of which with a 32-bit time-stamp register
  - Selection of edge polarity and prescaling of input capture signals
  - The capture timer can sync with a PWM timer or external signals

For details, see ESP32 Technical Reference Manual > Chapter Motor Control PWM.

#### Pin Assignment

The pins for the Motor Control PWM can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 4.10 Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO\_MUX and GPIO Matrix.

### 4.8.10 SD/SDIO/MMC Host Controller

An SD/SDIO/MMC host controller is available on ESP32.

#### **Feature List**

- Supports two external cards
- Supports SD Memory Card standard: version 3.0 and version 3.01)
- Supports SDIO Version 3.0
- Supports Consumer Electronics Advanced Transport Architecture (CE-ATA Version 1.1)
- Supports Multimedia Cards (MMC version 4.41, eMMC version 4.5 and version 4.51)

The controller allows up to 80 MHz clock output in three different data-bus modes: 1-bit, 4-bit, and 8-bit modes. It supports two SD/SDIO/MMC4.41 cards in a 4-bit data-bus mode. It also supports one SD card operating at 1.8 V.

For details, see ESP32 Technical Reference Manual > Chapter SD/MMC Host Controller.

#### Pin Assignment

The pins for SD/SDIO/MMC Host Controller are multiplexed with GPIO2, GPIO4, GPIO6 ~ GPIO15 via IO MUX.

For more information about the pin assignment, see Section 4.10 Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO\_MUX and GPIO Matrix.

### 4.8.11 SDIO/SPI Slave Controller

ESP32 integrates an SD device interface that conforms to the industry-standard SDIO Card Specification Version 2.0, and allows a host controller to access the SoC, using the SDIO bus interface and protocol. ESP32 acts as the slave on the SDIO bus. The host can access the SDIO-interface registers directly and can access shared memory via a DMA engine, thus maximizing performance without engaging the processor cores.

#### **Feature List**

The SDIO/SPI slave controller supports the following features:

- SPI, 1-bit SDIO, and 4-bit SDIO transfer modes over the full clock range from 0 to 50 MHz
- Configurable sampling and driving clock edge
- Special registers for direct access by host
- Interrupts to host for initiating data transfer
- Automatic loading of SDIO bus data and automatic discarding of padding data
- Block size of up to 512 bytes
- Interrupt vectors between the host and the slave, allowing both to interrupt each other
- Supports DMA for data transfer

For details, see ESP32 Technical Reference Manual > Chapter SDIO Slave Controller.

#### Pin Assignment

The pins for SDIO/SPI Slave Controller are multiplexed with GPIO2, GPIO4, GPIO6 ~ GPIO15 via IO MUX.

For more information about the pin assignment, see Section 4.10 Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO\_MUX and GPIO Matrix.

#### TWAI® Controller 4.8.12

The Two-wire Automotive Interface (TWAI®) is a multi-master, multi-cast communication protocol designed for automotive applications. The TWAI controller facilitates the communication based on this protocol.

#### **Feature List**

- Compatible with ISO 11898-1 protocol (CAN Specification 2.0)
- Standard frame format (11-bit ID) and extended frame format (29-bit ID)
- · Bit rates:
  - From 25 Kbit/s to 1 Mbit/s in chip revision v0.0/v1.0/v1.1
  - From 12.5 Kbit/s to 1 Mbit/s in chip revision v3.0/v3.1
- Multiple modes of operation: Normal, Listen Only, and Self-Test
- 64-byte receive FIFO
- Special transmissions: single-shot transmissions and self reception
- Acceptance filter (single and dual filter modes)
- Error detection and handling: error counters, configurable error interrupt threshold, error code capture, arbitration lost capture

For details, see ESP32 Technical Reference Manual > Chapter Two-wire Automotive Interface (TWAI).

## Pin Assignment

The pins for the Two-wire Automotive Interface can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 4.10 Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO\_MUX and GPIO Matrix.

#### 4.8.13 Ethernet MAC Interface

An IEEE-802.3-2008-compliant Media Access Controller (MAC) is provided for Ethernet LAN communications. ESP32 requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). The PHY is connected to ESP32 through 17 signals of MII or nine signals of RMII.

#### **Feature List**

- 10 Mbps and 100 Mbps rates
- Dedicated DMA controller allowing high-speed transfer between the dedicated SRAM and Ethernet MAC
- Tagged MAC frame (VLAN support)

- Half-duplex (CSMA/CD) and full-duplex operation
- MAC control sublayer (control frames)
- 32-bit CRC generation and removal
- Several address-filtering modes for physical and multicast address (multicast and group addresses)
- 32-bit status code for each transmitted or received frame
- Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 512 words (32-bit)
- Hardware PTP (Precision Time Protocol) in accordance with IEEE 1588 2008 (PTP V2)
- 25 MHz/50 MHz clock output

For details, see ESP32 Technical Reference Manual > Chapter Ethernet Media Access Controller (MAC).

#### Pin Assignment

For information about the pin assignment of Ethernet MAC Interface, see Section 4.10 Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO\_MUX and GPIO Matrix.

# 4.9 Analog Peripherals

## 4.9.1 Analog-to-Digital Converter (ADC)

ESP32 integrates two 12-bit SAR ADCs and supports measurements on 18 channels (analog-enabled pins). The ULP coprocessor in ESP32 is also designed to measure voltage, while operating in the sleep mode, which enables low-power consumption. The CPU can be woken up by a threshold setting and/or via other triggers.

Table 4-3 describes the ADC characteristics.

Table 4-3. ADC Characteristics

Parameter	Description	Min	Max	Unit
DNL (Differential nonlinearity)	RTC controller; ADC connected to an		_	LSB
DIVE (Differential Horillineanty)	external 100 nF capacitor; DC signal input;	<del>-</del> 7	/	LOD
INL (Integral nonlinearity)	ambient temperature at 25 °C;	-12	12	LSB
inc (integral normineality)	Wi-Fi&Bluetooth off	-12	۱۷	LOD
Sampling rate	RTC controller	_	200	ksps
Sampling rate	DIG controller	_	2	Msps

#### Notes:

- When atten = 3 and the measurement result is above 3000 (voltage at approx. 2450 mV), the ADC accuracy will be worse than described in the table above.
- To get better DNL results, users can take multiple sampling tests with a filter, or calculate the average value.

• The input voltage range of GPIO pins within VDD3P3 RTC domain should strictly follow the DC characteristics provided in Table 5-3. Otherwise, measurement errors may be introduced, and chip performance may be affected.

By default, there are ±6% differences in measured results between chips. ESP-IDF provides couple of calibration methods for ADC1. Results after calibration using eFuse Vref value are shown in Table 4-4. For higher accuracy, users may apply other calibration methods provided in ESP-IDF, or implement their own.

Parameter Unit Description Min Max -23 Atten = 0, effective measurement range of 100  $\sim$  950 mV 23 mV Atten = 1, effective measurement range of 100  $\sim$  1250 mV -30 30 mV Total error Atten = 2, effective measurement range of 150  $\sim$  1750 mV -40 40 mV

Atten = 3, effective measurement range of 150  $\sim$  2450 mV

Table 4-4. ADC Calibration Results

For details, see ESP32 Technical Reference Manual > Chapter On-Chip Sensors and Analog Signal Processing.

#### Pin Assignment

With appropriate settings, the ADCs can be configured to measure voltage on 18 pins maximum. For detailed information about the pin assignment, see Section 4.10 Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO\_MUX and GPIO Matrix.

## Digital-to-Analog Converter (DAC)

Two 8-bit DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The design structure is composed of integrated resistor strings and a buffer. This dual DAC supports power supply as input voltage reference. The two DAC channels can also support independent conversions.

For details, see ESP32 Technical Reference Manual > Chapter On-Chip Sensors and Analog Signal Processing.

#### Pin Assignment

The DAC can be configured by GPIO 25 and GPIO 26. For detailed information about the pin assignment, see Section 4.10 Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO\_MUX and GPIO Matrix.

#### **Touch Sensor** 4.9.3

ESP32 has 10 capacitive-sensing GPIOs, which detect variations induced by touching or approaching the GPIOs with a finger or other objects. The low-noise nature of the design and the high sensitivity of the circuit allow relatively small pads to be used. Arrays of pads can also be used, so that a larger area or more points can be detected.

-60

60

mV

## Pin Assignment

The 10 capacitive-sensing GPIOs are listed in Table 4-5.

Table 4-5. Capacitive-Sensing GPIOs Available on ESP32

Capacitive-Sensing Signal Name	Pin Name
ТО	GPI04
T1	GPI00
T2	GPI02
T3	MTDO
T4	MTCK
T5	MTDI
T6	MTMS
T7	GPIO27
T8	32K_XN
T9	32K_XP

For details, see <u>ESP32 Technical Reference Manual</u> > Chapter On-Chip Sensors and Analog Signal Processing.

### Note:

ESP32 Touch Sensor has not passed the Conducted Susceptibility (CS) test for now, and thus has limited application scenarios.

#### Peripheral Pin Configurations 4.10

Table 4-6. Peripheral Pin Configurations

Interface	Signal	Pin	Function
	ADC1_CHO	SENSOR_VP	
	ADC1_CH1	SENSOR_CAPP	
	ADC1_CH2	SENSOR_CAPN	
	ADC1_CH3	SENSOR_VN	
	ADC1_CH4	32K_XP	
	ADC1_CH5	32K_XN	
	ADC1_CH6	VDET_1	
	ADC1_CH7	VDET_2	
ADO	ADC2_CHO	GPIO4	Two 10 hit CAD ADOs
ADC	ADC2_CH1	GPI00	Two 12-bit SAR ADCs
	ADC2_CH2	GPIO2	
	ADC2_CH3	MTDO	
	ADC2_CH4	MTCK	
	ADC2_CH5	MTDI	
	ADC2_CH6	MTMS	
	ADC2_CH7	GPIO27	
	ADC2_CH8	GPI025	
	ADC2_CH9	GPIO26	
DAG	DAC_1	GPI025	Tue Chit DACe
DAC	DAC_2	GPIO26	Two 8-bit DACs
	TOUCHO	GPIO4	
	TOUCH1	GPI00	
	TOUCH2	GPI02	
	TOUCH3	MTDO	
Taylah Canaar	TOUCH4	MTCK	Consoltive to ush consors
Touch Sensor	TOUCH5	MTDI	Capacitive touch sensors
	TOUCH6	MTMS	
	TOUCH7	GPIO27	
	TOUCH8	32K_XN	
	TOUCH9	32K_XP	
	MTDI	MTDI	
ITAC	MTCK	MTCK	ITAC for aeftware debugging
JTAG	MTMS	MTMS	JTAG for software debugging
	MTDO	MTDO	

Interface	Signal	Pin	Function
	HS2_CLK	MTMS	
	HS2_CMD	MTDO	Compared OD manager and VO O1 atom dead
SD/SDIO/MMC Host	HS2_DATA0	GPI02	Supports SD memory card V3.01 standard
Controller	HS2_DATA1	GPIO4	
	HS2_DATA2	MTDI	
	HS2_DATA3	MTCK	
	PWMO_OUTO~2		
	PWM1_OUT_INO~2		Three channels of 10 hit timers concrete
	PWMO_FLT_INO~2		Three channels of 16-bit timers generate
Matar DIMM	PWM1_FLT_INO~2	Any CDIO Dina	PWM waveforms. Each channel has a pair
Motor PWM	PWMO_CAP_INO~2	Any GPIO Pins	of output signals, three fault detection
	PWM1_CAP_INO~2		signals, three event-capture signals, and
	PWMO_SYNC_INO~2		three sync signals.
	PWM1_SYNC_INO~2		
	SD_CLK	MTMS	
	SD_CMD	MTDO	CDIO interfece that applarms to the
SDIO/SPI Slave	SD_DATAO	GPIO2	SDIO interface that conforms to the
Controller	SD_DATA1	GPIO4	industry standard SDIO 2.0 card
	SD_DATA2	MTDI	specification
	SD_DATA3	MTCK	
	UORXD_in		
	UOCTS_in		
	UODSR_in		
	UOTXD_out		
	UORTS_out		
	UODTR_out		
UART	U1RXD_in	Any GPIO Pins	Three UART devices with hardware
UART	U1CTS_in	ALIY GPIO PILIS	flow-control and DMA
	U1TXD_out		
	U1RTS_out		
	U2RXD_in		
	U2CTS_in		
	U2TXD_out		
	U2RTS_out		
	I2CEXTO_SCL_in		
	I2CEXTO_SDA_in		
	I2CEXT1_SCL_in		
120	I2CEXT1_SDA_in	Any GPIO Pins	Two I2C devices in slave or master mode
120	I2CEXTO_SCL_out	ALLY GETO PILIS	TWO 120 GEVICES III SIAVE OF ITIASTEL HIDGE
	I2CEXTO_SDA_out		
	I2CEXT1_SCL_out		
	I2CEXT1_SDA_out		

Interface	Signal	Pin	Function				
LED PWM	ledc_hs_sig_out0~7	Any GPIO Pins	16 independent channels @80 MHz clock/RTC CLK. Duty accuracy: 16 bits.				
2201 ******	ledc_ls_sig_out0~7		Clock NTO CER. Buty decadacy. To Bito.				
	I2SOI_DATA_in0~15						
	I2SOO_BCK_in						
	12S00_WS_in						
	I2SOI_BCK_in						
	I2SOI_WS_in						
	I2SOI_H_SYNC						
	I2SOI_V_SYNC						
	I2SOI_H_ENABLE						
	I2SOO_BCK_out						
	12S00_WS_out		Stereo input and output from/to the audio				
	I2SOI_BCK_out		codec; parallel LCD data output; parallel				
	I2SOI_WS_out		camera data input.				
128	I2SOO_DATA_out0~23	Any GPIO Pins	Camera data input.				
	I2S1I_DATA_in0~15	Any Orio Tins					
	I2S10_BCK_in		Note: I2SO_CLK and I2S1_CLK can only				
	12S10_WS_in		be mapped to GPIOO, UORXD (GPIO3), or				
	I2S1I_BCK_in		UOTXD (GPI01) via IO MUX by selecting				
	12S1I_WS_in		GPIO functions CLK_OUT1, CLK_OUT2,				
	I2S1I_H_SYNC		and CLK_OUT3. For more information,				
	I2S1I_V_SYNC		see <u>ESP32 Technical Reference Manual</u> >				
	I2S1I_H_ENABLE		Chapter IO_MUX and GPIO Matrix > Table				
	I2S10_BCK_out		IO MUX Pad Summary.				
	I2S10_WS_out						
	I2S1I_BCK_out						
	I2S1I_WS_out						
	I2S10_DATA_out0~23						
	I2SO_CLK	GPIOO, UORXD,					
	I2S1_CLK	or UOTXD					
DMT	RMT_SIG_INO~7	Any CDIO Dina	Eight channels for an IR transmitter and				
RMT	RMT_SIG_OUTO~7	Any GPIO Pins	receiver of various waveforms				
	HSPIQ_in/_out		Ctandard CDI consists of alasti				
	HSPID_in/_out		Standard SPI consists of clock,				
	HSPICLK_in/_out		chip-select, MOSI and MISO. These SPIs				
General Purpose	HSPI_CSO_in/_out		can be connected to LCD and other				
	HSPI_CS1_out		external devices. They support the				
	HSPI_CS2_out	Any ODIO Dina	following features:				
SPI	VSPIQ_in/_out	Any GPIO Pins	Both master and slave modes;  Four outh modes of the CDI transfer.				
	VSPID_in/_out		Four sub-modes of the SPI transfer				
	VSPICLK_in/_out		format;				
	VSPI_CSO_in/_out		Configurable SPI frequency;  Line to 0.4 by top of FUEO and DMA				
	VSPI_CS1_out		Up to 64 bytes of FIFO and DMA.				
		J	ı				

Interface	Signal	Pin	Function
	VSPI_CS2_out		
	SPIHD	SD_DATA_2	
	SPIWP	SD_DATA_3	
	SPICS0	SD_CMD	
	SPICLK	SD_CLK	
	SPIQ	SD_DATA_0	
	SPID	SD_DATA_1	
	HSPICLK	MTMS	
	HSPICS0	MTDO	Cupports Standard SDL Dual SDL and
Parallel QSPI	HSPIQ	MTDI	Supports Standard SPI, Dual SPI, and Quad SPI that can be connected to the
	HSPID	MTCK	external flash and SRAM
	HSPIHD	GPIO4	- external hash and Skalvi
	HSPIWP	GPIO2	
	VSPICLK	GPIO18	
	VSPICS0	GPI05	
	VSPIQ	GPIO19	
	VSPID	GPIO23	
	VSPIHD	GPIO21	
	VSPIWP	GPIO22	
	EMAC_TX_CLK	GPI00	
	EMAC_RX_CLK	GPI05	
	EMAC_TX_EN	GPIO21	
	EMAC_TXD0	GPIO19	
	EMAC_TXD1	GPIO22	
	EMAC_TXD2	MTMS	
	EMAC_TXD3	MTDI	
	EMAC_RX_ER	MTCK	
	EMAC_RX_DV	GPIO27	
	EMAC_RXDO	GPIO25	
EMAC	EMAC_RXD1	GPIO26	Ethernet MAC with MII/RMII interface
	EMAC_RXD2	UOTXD	
	EMAC_RXD3	MTDO	
	EMAC_CLK_OUT	GPIO16	
	EMAC_CLK_OUT_180	GPIO17	
	EMAC_TX_ER	GPIO4	
	EMAC_MDC_out	Any GPIO Pins	
	EMAC_MDI_in	Any GPIO Pins	
	EMAC_MDO_out	Any GPIO Pins	
	EMAC_CRS_out	Any GPIO Pins	
	EMAC_COL_out	Any GPIO Pins	

Interface	Signal	Pin	Function
Pulse Counter	pent_sig_ch0_in0  pent_sig_ch1_in0  pent_ctrl_ch0_in0  pent_ctrl_ch1_in0  pent_sig_ch0_in1  pent_sig_ch1_in1  pent_sig_ch1_in1  pent_ctrl_ch0_in1  pent_sig_ch0_in2  pent_sig_ch1_in2  pent_ctrl_ch0_in2  pent_ctrl_ch0_in3  pent_sig_ch0_in3  pent_sig_ch1_in3  pent_sig_ch1_in3  pent_ctrl_ch0_in3  pent_ctrl_ch0_in4  pent_sig_ch0_in4  pent_sig_ch1_in4  pent_ctrl_ch0_in5  pent_ctrl_ch0_in5  pent_ctrl_ch0_in5  pent_sig_ch1_in5  pent_ctrl_ch1_in5  pent_sig_ch0_in6  pent_sig_ch1_in6  pent_ctrl_ch1_in6  pent_sig_ch1_in7	Any GPIO Pins	Operating in seven different modes, the pulse counter captures pulse and counts pulse edges.
	pcnt_ctrl_ch0_in7 pcnt_ctrl_ch1_in7		
TWAI	twai_rx twai_tx twai_bus_off_on twai_clkout	Any GPIO Pins	Compatible with ISO 11898-1 protocol (CAN Specification 2.0)

# 5 Electrical Characteristics

# 5.1 Absolute Maximum Ratings

Stresses above those listed in Table 5-1 *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and normal operation of the device at these or any other conditions beyond those indicated in Section 5.2 Recommended Power Supply Characteristics is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Parameter Description Min Unit Max VDDA, VDD3P3, VDD3P3\_RTC, ٧ Allowed input voltage -0.33.6 VDD3P3 CPU, VDD SDIO  $I_{output}^{1}$ Cumulative IO output current 1200 mΑ Storage temperature -40 150 °C  $T_{STORE}$ 

Table 5-1. Absolute Maximum Ratings

# 5.2 Recommended Power Supply Characteristics

Parameter Description Min Тур Max Unit VDDA, VDD3P3\_RTC, VDD3P3, Voltage applied to power supply 2.3/3.0 note 2 ٧ 3.3 3.6 VDD\_SDIO (3.3 V mode) note 1 pins per power domain VDD3P3\_CPU Voltage applied to power supply pin 1.8 3.3 3.6 V Current delivered by external power 0.5  $|V_{DD}|$ Α supply T note 3 °C Operating temperature -40 125

Table 5-2. Recommended Power Supply Characteristics

- VDD\_SDIO works as the power supply for the related IO, and also for an external device. Please refer to the Appendix IO\_MUX of this datasheet for more details.
  - VDD\_SDIO can be sourced internally by the ESP32 from the VDD3P3\_RTC power domain:
    - When VDD\_SDIO operates at 3.3 V, it is driven directly by VDD3P3\_RTC through a 6  $\Omega$  resistor, therefore, there will be some voltage drop from VDD3P3\_RTC.
    - When VDD\_SDIO operates at 1.8 V, it can be generated from ESP32's internal LDO. The maximum current this LDO can offer is 40 mA, and the output voltage range is 1.65 V ~ 2.0 V.
  - VDD SDIO can also be driven by an external power supply.
  - Please refer to Section 2.5.2 Power Scheme, for more information.
- 2. Chips with a 3.3 V flash or PSRAM in-package: this minimum voltage is 3.0 V;
  - Chips with no flash or PSRAM in-package: this minimum voltage is 2.3 V;
  - For more information, see Section 1 ESP32 Series Comparison.
- 3. The operating temperature of ESP32-U4WDH ranges from -40 °C to 105 °C, due to the in-package flash.
  - The operating temperature of ESP32-DOWDR2-V3 ranges from -40 °C to 85 °C, due to the in-package PSRAM.
  - $\bullet$  For other chips that have no in-package flash or PSRAM, their operating temperature is –40 °C  $\sim$  125 °C.

<sup>&</sup>lt;sup>1</sup> The product proved to be fully functional after all its IO pins were pulled high while being connected to ground for 24 consecutive hours at ambient temperature of 25 °C.

# 5.3 DC Characteristics (3.3 V, 25 °C)

Table 5-3. DC Characteristics (3.3 V, 25 °C)

Parameter	Description	on	Min	Тур	Max	Unit
$C_{IN}$	Pin capacitance		_	2	_	pF
$V_{IH}$	High-level input voltage		0.75×VDD <sup>1</sup>	_	VDD1+0.3	V
$V_{IL}$	Low-level input voltage		-0.3	_	0.25×VDD <sup>1</sup>	V
$ I_{IH} $	High-level input current		_	_	50	nA
$ I_{IL} $	Low-level input current		_	_	50	nΑ
$V_{OH}$	High-level output voltage		0.8×VDD <sup>1</sup>	_	_	V
$V_{OL}$	Low-level output voltage		_	_	0.1×VDD <sup>1</sup>	V
	High-level source current (VDD $^1$ = 3.3 V, V <sub>OH</sub> >= 2.64 V, output drive strength set to the maximum)	VDD3P3_CPU power domain <sup>1, 2</sup>	_	40	_	mA
$I_{OH}$		VDD3P3_RTC power domain <sup>1, 2</sup>	_	40	_	mΑ
		VDD_SDIO power domain <sup>1, 3</sup>	_	20	_	mA
$I_{OL}$	Low-level sink current (VDD $^1$ = 3.3 V, V $_{OL}$ = 0.495 V, output drive strength set to the maximum)		_	28	_	mA
$R_{PU}$	Resistance of internal pull-up resistor		_	45	_	kΩ
$R_{PD}$	Resistance of internal pull-down resistor		_	45	_	kΩ
$V_{IL\_nRST}$	Low-level input voltage of 0 to shut down the chip	CHIP_PU	_	_	0.6	V

- 1. Please see Table IO\_MUX for IO's power domain. VDD is the I/O voltage for a particular power domain of pins.
- 2. For VDD3P3\_CPU and VDD3P3\_RTC power domain, per-pin current sourced in the same domain is gradually reduced from around 40 mA to around 29 mA,  $V_{OH}$ >=2.64 V, as the number of current-source pins increases.
- 3. For VDD\_SDIO power domain, per-pin current sourced in the same domain is gradually reduced from around 30 mA to around 10 mA,  $V_{OH}$ >=2.64 V, as the number of current-source pins increases.

# 5.4 RF Current Consumption in Active Mode

The current consumption measurements are taken with a 3.3 V supply at 25 °C of ambient temperature at the RF port. All transmitters' measurements are based on a 50% duty cycle.

Table 5-4. Current Consumption Depending on RF Modes

Work Mode	Min	Тур	Max	Unit
Transmit 802.11b, DSSS 1 Mbps, POUT = +19.5 dBm	-	240	_	mΑ
Transmit 802.11g, OFDM 54 Mbps, POUT = +16 dBm	_	190	_	mΑ
Transmit 802.11n, OFDM MCS7, POUT = +14 dBm	_	180	_	mΑ
Receive 802.11b/g/n	-	95 ~ 100	_	mΑ
Transmit BT/BLE, POUT = 0 dBm	_	130	_	mΑ
Receive BT/BLE	-	95 ~ 100	_	mΑ

#### Reliability 5.5

Table 5-5. Reliability Qualifications

Test Item	Test Conditions	Test Standard	
HTOL (High Temperature Operating Life)	125 °C, 1000 hours	JESD22-A108	
ESD (Electro-Static	HBM (Human Body Mode) <sup>1</sup> ± 2000 V	JS-001	
Discharge Sensitivity)	CDM (Charge Device Mode) <sup>2</sup> ± 500 V	JS-002	
Latch up	Current trigger ± 200 mA	JESD78	
Laterrup	Voltage trigger 1.5 × VDD $_{max}$	JESD/6	
	Bake 24 hours @125 °C	J-STD-020,	
Preconditioning	Moisture soak (level 3: 192 hours @30 °C, 60% RH)	JESD47,	
	IR reflow solder: 260 + 0 °C, 20 seconds, three	JESD22-A113	
	times		
TCT (Temperature Cycling	_65 °C / 150 °C, 500 cycles	JESD22-A104	
Test)		150500 1100	
Autoclave Test	121 °C, 100% RH, 96 hours	JESD22-A102	
uHAST (Highly Accel-	   130 °C, 85% RH, 96 hours	JESD22-A118	
erated Stress Test,	, ,		
unbiased)			
HTSL (High Temperature	   150 °C, 1000 hours	JESD22-A103	
Storage Life)	100 0, 1000 110010	JEGDEL A100	

- 1. JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
- 2. JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

# 5.6 Wi-Fi Radio

Table 5-6. Wi-Fi Radio Characteristics

Parameter	Description	Min	Тур	Max	Unit
Operating frequency range $^{note1}$	_	2412	_	2484	MHz
Output impedance note2	-	-	note 2	_	Ω
TX power <sup>note3</sup>	11n, MCS7	12	13	14	dBm
1x power	11b mode	18.5	19.5	20.5	dBm
	11b, 1 Mbps	_	-98	_	dBm
	11b, 11 Mbps	_	-88	_	dBm
	11g, 6 Mbps	_	-93	_	dBm
Sensitivity	11g, 54 Mbps	_	-75		dBm
Sensitivity	11n, HT20, MCS0	_	-93		dBm
	11n, HT20, MCS7	_	-73	_	dBm
	11n, HT40, MCS0	_	-90		dBm
	11n, HT40, MCS7	_	-70	_	dBm
	11g, 6 Mbps	_	27	_	dB

Parameter	Description	Min	Тур	Max	Unit
	11g, 54 Mbps	_	13	_	dB
	11n, HT20, MCS0	_	27	_	dB
	11n, HT20, MCS7	_	12	_	dB

- 1. Device should operate in the frequency range allocated by regional regulatory authorities. Target operating frequency range is configurable by software.
- 2. The typical value of the Wi-Fi radio output impedance is different between chips in different QFN packages. For chips in a QFN 6×6 package, the value is 30+j10  $\Omega$ . For chips in a QFN 5×5 package, the value is 35+j10  $\Omega$ .
- 3. Target TX power is configurable based on device or certification requirements.

#### 5.7 **Bluetooth Radio**

## 5.7.1 Receiver - Basic Data Rate

Table 5-7. Receiver Characteristics - Basic Data Rate

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @0.1% BER	_	-90	-89	-88	dBm
Maximum received signal @0.1% BER	_	0	_	_	dBm
Co-channel C/I	_	_	+7	_	dB
	F = FO + 1 MHz	_	_	-6	dB
	F = FO –1 MHz	_	_	-6	dB
Adjacent channel selectivity C/I	F = F0 + 2 MHz	_	_	-25	dB
Adjacent charmer selectivity 6/1	F = F0 –2 MHz	_	_	-33	dB
	F = F0 + 3 MHz	_	_	-25	dB
	F = F0 –3 MHz	_	_	-45	dB
	30 MHz ~ 2000 MHz	-10	_	_	dBm
Out-of-band blocking performance	2000 MHz ~ 2400 MHz	-27	_	_	dBm
Out-of-band blocking performance	2500 MHz ~ 3000 MHz	-27	_	_	dBm
	3000 MHz ~ 12.5 GHz	-10	_	_	dBm
Intermodulation	_	-36	_	_	dBm

#### Transmitter -Basic Data Rate 5.7.2

Table 5-8. Transmitter Characteristics - Basic Data Rate

Parameter	Description	Min	Тур	Max	Unit
RF transmit power note1	_	_	0	_	dBm
Gain control step	_	_	3	_	dB
RF power control range	_	-12	_	+9	dBm
+20 dB bandwidth	_	_	0.9	_	MHz
	F = FO ± 2 MHz	_	-47	_	dBm
Adjacent channel transmit power	F = FO ± 3 MHz	_	-55	_	dBm
	$F = FO \pm > 3 MHz$	_	-60	_	dBm

Parameter	Description	Min	Тур	Max	Unit
$\Delta  f 1_{avg}$	_		_	155	kHz
$\Delta f2_{\sf max}$	_	133.7	_		kHz
$\Delta~f2_{ m avg}/\Delta~f1_{ m avg}$	_		0.92		_
ICFT	_	_	-7	_	kHz
Drift rate	_	_	0.7	_	kHz/50 $\mu$ s
Drift (DH1)	_	_	6	_	kHz
Drift (DH5)	_	_	6	_	kHz

<sup>1.</sup> There are in total eight power levels from level 0 to level 7, with transmit power ranging from -12 dBm to 9 dBm. When the power level rises by 1, the transmit power increases by 3 dB. Power level 4 is used by default and the corresponding transmit power is 0 dBm.

### 5.7.3 Receiver – Enhanced Data Rate

Table 5-9. Receiver Characteristics – Enhanced Data Rate

Parameter	Min	Тур	Max	Unit	
$\pi/4$	DQPSK				
Sensitivity @0.01% BER	_	-90	-89	-88	dBm
Maximum received signal @0.01% BER	_	_	0	_	dBm
Co-channel C/I	_	_	11	_	dB
	F = FO + 1 MHz	_	-7	_	dB
	F = F0 –1 MHz	_	-7	_	dB
Adjacent channel selectivity C/I	F = F0 + 2 MHz	_	-25	_	dB
Adjacent channel selectivity 6/1	F = F0 -2 MHz	_	-35	_	dB
	F = FO + 3 MHz	_	-25	_	dB
	F = FO -3 MHz	_	-45	_	dB
8	DPSK				
Sensitivity @0.01% BER	_	-84	-83	-82	dBm
Maximum received signal @0.01% BER	_	_	-5	_	dBm
C/I c-channel	_	_	18	_	dB
	F = FO + 1 MHz	_	2	_	dB
	F = FO –1 MHz	_	2	_	dB
Adjacent channel coloctivity C/I	F = F0 + 2 MHz	_	-25	_	dB
Adjacent channel selectivity C/I	F = F0 –2 MHz	_	-25	_	dB
	F = F0 + 3 MHz	_	-25	_	dB
	F = F0 –3 MHz	_	-38	_	dB

### 5.7.4 Transmitter – Enhanced Data Rate

Table 5-10. Transmitter Characteristics – Enhanced Data Rate

Parameter	Description	Min	Тур	Max	Unit
RF transmit power (see note under Table 5-10)	_	_	0	_	dBm

Parameter	Description				Unit
Gain control step	_	_	3	_	dB
RF power control range –		-12	_	+9	dBm
π/4 DQPSK max w0		_	-0.72	_	kHz
$\pi/4$ DQPSK max wi	_	_	-6	_	kHz
$\pi/4$ DQPSK max  wi + w0	_	_	-7.42	_	kHz
8DPSK max w0	_	_	0.7	_	kHz
8DPSK max wi	_	_	-9.6	_	kHz
8DPSK max  wi + w0	_	_	-10	_	kHz
	RMS DEVM	_	4.28	_	%
$\pi/4$ DQPSK modulation accuracy	99% DEVM	_	100	_	%
	Peak DEVM	_	13.3	1	%
	RMS DEVM	_	5.8	l	%
8 DPSK modulation accuracy	99% DEVM	_	100	1	%
	Peak DEVM	_	14	ı	%
	$F = FO \pm 1 MHz$	_	-46	-	dBm
In-band spurious emissions	$F = F0 \pm 2 MHz$	_	-40	ı	dBm
	$F = FO \pm 3 MHz$	_	-46	_	dBm
	F = F0 +/-> 3 MHz	_	_	-53	dBm
EDR differential phase coding	_	_	100	_	%

# 5.8 Bluetooth LE Radio

## 5.8.1 Receiver

Table 5-11. Receiver Characteristics -Bluetooth LE

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	-94	-93	-92	dBm
Maximum received signal @30.8% PER	ed signal @30.8% PER —			_	dBm
Co-channel C/I	_	_	+10	_	dB
	F = F0 + 1 MHz	_	-5	_	dB
	F = F0 –1 MHz	_	-5	_	dB
Adjacent channel selectivity C/I	F = F0 + 2 MHz	_	-25	_	dB
Adjacent channel selectivity C/1	F = F0 –2 MHz	_	-35	_	dB
	F = F0 + 3 MHz	_	-25	_	dB
	F = F0 –3 MHz	_	-45	_	dB
	30 MHz ~ 2000 MHz	-10	_	_	dBm
Out of hand blooking parformance	2000 MHz ~ 2400	-27	_	_	dBm
Out-of-band blocking performance	MHz				
	2500 MHz ~ 3000	-27	_	_	dBm
	MHz				
	3000 MHz ~ 12.5 GHz	-10	_	_	dBm
Intermodulation		-36	_	_	dBm

# 5.8.2 Transmitter

Table 5-12. Transmitter Characteristics –Bluetooth LE

Parameter	Description	Min	Тур	Max	Unit
RF transmit power (see note under Table 5-8)	_	_	0	_	dBm
Gain control step	_	_	3	_	dB
RF power control range	_	-12	_	+9	dBm
	$F = FO \pm 2 MHz$	_	-52	_	dBm
Adjacent channel transmit power	$F = FO \pm 3 MHz$	_	-58	_	dBm
	$F = F0 \pm > 3 MHz$	_	-60	_	dBm
$\Delta f1_{ ext{avg}}$	_	_		265	kHz
$\Delta~f2_{\sf max}$	_	247		_	kHz
$\Delta f 2_{\text{avg}}/\Delta f 1_{\text{avg}}$	_	_	0.92	_	_
ICFT	_	_	-10	_	kHz
Drift rate	_	_	0.7	_	kHz/50 μs
Drift	_	_	2	_	kHz

# 6 Packaging

- For information about tape, reel, and chip marking, please refer to Espressif Chip Packaging Information.
- The pins of the chip are numbered in anti-clockwise order starting from Pin 1 in the top view. For pin numbers and pin names, see also pin layout figures in Section 2.1 Pin Layout.




Figure 6-1. QFN48 (6×6 mm) Package




Figure 6-2. QFN48 (5×5 mm) Package

## **Related Documentation and Resources**

#### **Related Documentation**

- ESP32 Technical Reference Manual Detailed information on how to use the ESP32 memory and peripherals.
- ESP32 Hardware Design Guidelines Guidelines on how to integrate the ESP32 into your hardware product.
- ESP32 ECO and Workarounds for Bugs Correction of ESP32 design errors.
- Certificates

https://espressif.com/en/support/documents/certificates

• ESP32 Product/Process Change Notifications (PCN)

https://espressif.com/en/support/documents/pcns

• ESP32 Advisories - Information on security, bugs, compatibility, component reliability.

https://espressif.com/en/support/documents/advisories

 Documentation Updates and Update Notification Subscription https://espressif.com/en/support/download/documents

# **Developer Zone**

- ESP-IDF Programming Guide for ESP32 Extensive documentation for the ESP-IDF development framework.
- ESP-IDF and other development frameworks on GitHub.

https://github.com/espressif

• ESP32 BBS Forum – Engineer-to-Engineer (E2E) Community for Espressif products where you can post questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

https://esp32.com/

• The ESP Journal - Best Practices, Articles, and Notes from Espressif folks.

https://blog.espressif.com/

• See the tabs SDKs and Demos, Apps, Tools, AT Firmware.

https://espressif.com/en/support/download/sdks-demos

### **Products**

• ESP32 Series SoCs - Browse through all ESP32 SoCs.

https://espressif.com/en/products/socs?id=ESP32

• ESP32 Series Modules – Browse through all ESP32-based modules.

https://espressif.com/en/products/modules?id=ESP32

• ESP32 Series DevKits - Browse through all ESP32-based devkits.

https://espressif.com/en/products/devkits?id=ESP32

• ESP Product Selector – Find an Espressif hardware product suitable for your needs by comparing or applying filters.

https://products.espressif.com/#/product-selector?language=en

#### **Contact Us**

• See the tabs Sales Questions, Technical Enquiries, Circuit Schematic & PCB Design Review, Get Samples (Online stores), Become Our Supplier, Comments & Suggestions.

https://espressif.com/en/contact-us/sales-questions

# Appendix A –ESP32 Pin Lists

# A.1. Notes on ESP32 Pin Lists

Table 6-1. Notes on ESP32 Pin Lists

No.	Description
1	In Table IO_MUX, the boxes highlighted in yellow indicate the GPIO pins that are input-only.
1	Please see the following note for further details.
	GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull-
2	up/pull-down circuitry. The pin names are: SENSOR_VP (GPIO36), SENSOR_CAPP (GPIO37),
	SENSOR_CAPN (GPIO38), SENSOR_VN (GPIO39), VDET_1 (GPIO34), VDET_2 (GPIO35).
	The pins are grouped into four power domains: VDDA (analog power supply), VDD3P3_RTC
	(RTC power supply), VDD3P3_CPU (power supply of digital IOs and CPU cores), VDD_SDIO
3	(power supply of SDIO IOs). VDD_SDIO is the output of the internal SDIO-LDO. The voltage of
	SDIO-LDO can be configured at 1.8 V or be the same as that of VDD3P3_RTC. The strapping
	pin and eFuse bits determine the default voltage of the SDIO-LDO. Software can change
	the voltage of the SDIO-LDO by configuring register bits. For details, please see the column
	"Power Domain" in Table IO_MUX.
	The functional pins in the VDD3P3_RTC domain are those with analog functions, including
4	the 32 kHz crystal oscillator, ADC, DAC, and the capacitive touch sensor. Please see columns
	"Analog Function 0 ~ 2" in Table IO_MUX.
5	These VDD3P3_RTC pins support the RTC function, and can work during Deep-sleep. For
	example, an RTC-GPIO can be used for waking up the chip from Deep-sleep.
	The GPIO pins support up to six digital functions, as shown in columns "Function 0 ~ 5" In
	Table IO_MUX. The function selection registers will be set as "N", where N is the function
	number. Below are some definitions:
	SD_* is for signals of the SDIO slave.
	HS1_* is for Port 1 signals of the SDIO host.
	HS2_* is for Port 2 signals of the SDIO host.
6	MT* is for signals of the JTAG.
	U0* is for signals of the UARTO module.
	U1* is for signals of the UART1 module.
	U2* is for signals of the UART2 module.
	SPI* is for signals of the SPI01 module.
	HSPI* is for signals of the SPI2 module.  ACRES and the SPI2 module.
	VSPI* is for signals of the SPI3 module.

No.	Description					
	Each column about digital "Function" is accompanied by a column about "Type". Please see the following explanations for the meanings of "type" with respect to each "function" they are associated with. For each "Function-N", "type" signifies:					
	• I: input only. If a function other than "Function-N" is assigned, the input signal of "Function-N" is still from this pin.					
7	• I1: input only. If a function other than "Function-N" is assigned, the input signal of "Function-N" is always "1".					
	• IO: input only. If a function other than "Function-N" is assigned, the input signal of "Function-N" is always "O".					
,	<ul><li>O: output only.</li><li>T: high-impedance.</li></ul>					
	<ul> <li>I/O/T: combinations of input, output, and high-impedance according to the function signal.</li> </ul>					
	• I1/O/T: combinations of input, output, and high-impedance, according to the function signal. If a function is not selected, the input signal of the function is "1".					
	For example, pin 30 can function as HS1_CMD or SD_CMD, where HS1_CMD is of an "I1/O/T" type. If pin 30 is selected as HS1_CMD, this pin's input and output are controlled by the SDIO					
	host. If pin 30 is not selected as HS1_CMD, the input signal of the SDIO host is always "1".					
	Each digital output pin is associated with its configurable drive strength. Column "Drive					
	Strength" in Table IO_MUX lists the default values. The drive strength of the digital output					
	pins can be configured into one of the following four options:  • 0: ~5 mA					
8	• 1: ~10 mA					
	• 2: ~20 mA					
	• 3: ~40 mA					
	The default value is 2.					
	The drive strength of the internal pull-up (wpu) and pull-down (wpd) is ~75 $\mu$ A.					
	Column "At Reset" in Table IO_MUX lists the status of each pin during reset, including input-					
9	enable (ie=1), internal pull-up (wpu) and internal pull-down (wpd). During reset, all pins are					
	output-disabled.					
	Column "After Reset" in Table IO_MUX lists the status of each pin immediately after reset,					
10	including input-enable (ie=1), internal pull-up (wpu) and internal pull-down (wpd). After reset,					
	each pin is set to "Function O". The output-enable is controlled by digital Function O.					
	Table Ethernet_MAC is about the signal mapping inside Ethernet MAC. The Ethernet MAC					
11	supports MII and RMII interfaces, and supports both the internal PLL clock and the external					
11	clock source. For the MII interface, the Ethernet MAC is with/without the TX_ERR signal.					
	MDC, MDIO, CRS and COL are slow signals, and can be mapped onto any GPIO pin through the GPIO-Matrix.					
	Table GPIO Matrix is for the GPIO-Matrix. The signals of the on-chip functional modules can					
	be mapped onto any GPIO pin. Some signals can be mapped onto a pin by both IO-MUX					
12	and GPIO-Matrix, as shown in the column tagged as "Same input signal from IO_MUX core"					
	in Table GPIO Matrix.					

No.	Description
	*In Table GPIO_Matrix, the column "Default Value if unassigned" records the default value
10	of the an input signal if no GPIO is assigned to it. The actual value is determined by register
13	GPIO_FUNCm_IN_INV_SEL and GPIO_FUNCm_IN_SEL. (The value of m ranges from 1 to
	255.)

# A.2. GPIO\_Matrix

Table 6-2. GPIO\_Matrix

Signal No.	Input Signals	Default Value If Unassigned*	Same Input Signal from IO_MUX Core	Output Signals	Output Enable of Output Signals
0	SPICLK_in	0	yes	SPICLK_out	SPICLK_oe
1	SPIQ_in	0	yes	SPIQ_out	SPIQ_oe
2	SPID_in	0	yes	SPID_out	SPID_oe
3	SPIHD_in	0	yes	SPIHD_out	SPIHD_oe
4	SPIWP_in	0	yes	SPIWP_out	SPIWP_oe
5	SPICSO_in	0	yes	SPICSO_out	SPICSO_oe
6	SPICS1_in	0	no	SPICS1_out	SPICS1_oe
7	SPICS2_in	0	no	SPICS2_out	SPICS2_oe
8	HSPICLK_in	0	yes	HSPICLK_out	HSPICLK_oe
9	HSPIQ_in	0	yes	HSPIQ_out	HSPIQ_oe
10	HSPID_in	0	yes	HSPID_out	HSPID_oe
11	HSPICSO_in	0	yes	HSPICSO_out	HSPICSO_oe
12	HSPIHD_in	0	yes	HSPIHD_out	HSPIHD_oe
13	HSPIWP_in	0	yes	HSPIWP_out	HSPIWP_oe
14	UORXD_in	0	yes	UOTXD_out	1'd1
15	UOCTS_in	0	yes	UORTS_out	1'd1
16	UODSR_in	0	no	UODTR_out	1'd1
17	U1RXD_in	0	yes	U1TXD_out	1'd1
18	U1CTS_in	0	yes	U1RTS_out	1'd1
23	I2SOO_BCK_in	0	no	I2SOO_BCK_out	1'd1
24	I2S10_BCK_in	0	no	I2S10_BCK_out	1'd1
25	12S00_WS_in	0	no	I2SOO_WS_out	1'd1
26	12S10_WS_in	0	no	I2S10_WS_out	1'd1
27	I2SOI_BCK_in	0	no	I2SOI_BCK_out	1'd1
28	12S0I_WS_in	0	no	I2SOI_WS_out	1'd1
29	I2CEXTO_SCL_in	1	no	I2CEXTO_SCL_out	1'd1
30	I2CEXTO_SDA_in	1	no	I2CEXTO_SDA_out	1'd1
31	pwm0_sync0_in	0	no	sdio_tohost_int_out	1'd1
32	pwm0_sync1_in	0	no	pwm0_out0a	1'd1
33	pwm0_sync2_in	0	no	pwm0_out0b	1'd1
34	pwm0_f0_in	0	no	pwm0_out1a	1'd1

Signal	Innut Signala	Default Value If	Same Input Signal from	Output Signala	Output Enable of
No.	Input Signals	Unassigned*	IO_MUX Core	Output Signals	Output Signals
35	pwm0_f1_in	0	no	pwm0_out1b	1'd1
36	pwm0_f2_in	0	no	pwm0_out2a	1'd1
37		0	no	pwm0_out2b	1'd1
39	pcnt_sig_ch0_in0	0	no	_	1'd1
40	pcnt_sig_ch1_in0	0	no	_	1'd1
41	pcnt_ctrl_ch0_in0	0	no	_	1'd1
42	pcnt_ctrl_ch1_in0	0	no	_	1'd1
43	pcnt_sig_ch0_in1	0	no	_	1'd1
44	pcnt_sig_ch1_in1	0	no	_	1'd1
45	pent_etrl_eh0_in1	0	no	_	1'd1
46	pcnt_ctrl_ch1_in1	0	no	_	1'd1
47	pcnt_sig_ch0_in2	0	no	_	1'd1
48	pcnt_sig_ch1_in2	0	no	_	1'd1
49	pcnt_ctrl_ch0_in2	0	no	_	1'd1
50	pcnt_ctrl_ch1_in2	0	no	_	1'd1
51	pcnt_sig_ch0_in3	0	no	_	1'd1
52	pcnt_sig_ch1_in3	0	no	_	1'd1
53	pcnt_ctrl_ch0_in3	0	no	_	1'd1
54	pcnt_ctrl_ch1_in3	0	no	_	1'd1
55	pcnt_sig_ch0_in4	0	no	_	1'd1
56	pcnt_sig_ch1_in4	0	no	_	1'd1
57	pcnt_ctrl_ch0_in4	0	no	_	1'd1
58	pent_etrl_eh1_in4	0	no	_	1'd1
61	HSPICS1_in	0	no	HSPICS1_out	HSPICS1_oe
62	HSPICS2_in	0	no	HSPICS2_out	HSPICS2_oe
63	VSPICLK_in	0	yes	VSPICLK_out_mux	VSPICLK_oe
64	VSPIQ_in	0	yes	VSPIQ_out	VSPIQ_oe
65	VSPID_in	0	yes	VSPID_out	VSPID_oe
66	VSPIHD_in	0	yes	VSPIHD_out	VSPIHD_oe
67	VSPIWP_in	0	yes	VSPIWP_out	VSPIWP_oe
68	VSPICSO_in	0	yes	VSPICSO_out	VSPICSO_oe
69	VSPICS1_in	0	no	VSPICS1_out	VSPICS1_oe
70	VSPICS2_in	0	no	VSPICS2_out	VSPICS2_oe
71	pcnt_sig_ch0_in5	0	no	ledc_hs_sig_out0	1'd1
72	pcnt_sig_ch1_in5	0	no	ledc_hs_sig_out1	1'd1
73	pcnt_sig_cm_ins pcnt_ctrl_ch0_in5	0	no	ledc_hs_sig_out2	1'd1
73	pcnt_ctrl_ch1_in5	0	no	ledc_hs_sig_out3	1'd1
75	pcnt_sig_ch0_in6	0		ledc_hs_sig_out4	1'd1
	•		no		
76	pcnt_sig_ch1_in6	0	no	ledc_hs_sig_out5	1'd1
77	pent_etrl_eh0_in6 pent_etrl_eh1_in6	0	no	ledc_hs_sig_out6 ledc_hs_sig_out7	1'd1 1'd1

		Default	Same Input		
Signal		Value If	Signal from		Output Enable of
No.	Input Signals	Unassigned*	IO_MUX Core	Output Signals	Output Signals
79	pcnt_sig_ch0_in7	0	no	ledc_ls_sig_out0	1'd1
80	pcnt_sig_ch1_in7	0	no	ledc_ls_sig_out1	1'd1
81	pent_etrl_eh0_in7	0	no	ledc_ls_sig_out2	1'd1
82	pent_etrl_eh1_in7	0	no	ledc_ls_sig_out3	1'd1
83	rmt_sig_in0	0	no	ledc_ls_sig_out4	1'd1
84	rmt_sig_in1	0	no	ledc_ls_sig_out5	1'd1
85	rmt_sig_in2	0	no	ledc_ls_sig_out6	1'd1
86	rmt_sig_in3	0	no	ledc_ls_sig_out7	1'd1
87	rmt_sig_in4	0	no	rmt_sig_out0	1'd1
88	rmt_sig_in5	0	no	rmt_sig_out1	1'd1
89	rmt_sig_in6	0	no	rmt_sig_out2	1'd1
90	rmt_sig_in7	0	no	rmt_sig_out3	1'd1
91	_	_	_	rmt_sig_out4	1'd1
92	_	_	_	rmt_sig_out6	1'd1
94	twai_rx	1	no	rmt_sig_out7	1'd1
95	I2CEXT1_SCL_in	1	no	I2CEXT1_SCL_out	1'd1
96	I2CEXT1_SDA_in	1	no	I2CEXT1_SDA_out	1'd1
97	host_card_detect_n_1	0	no	host_ccmd_od_pullup_en_n	1'd1
98	host_card_detect_n_2	0	no	host_rst_n_1	1'd1
99	host_card_write_prt_1	0	no	host_rst_n_2	1'd1
100	host_card_write_prt_2	0	no	gpio_sd0_out	1'd1
101	host_card_int_n_1	0	no	gpio_sd1_out	1'd1
102	host_card_int_n_2	0	no	gpio_sd2_out	1'd1
103	pwm1_sync0_in	0	no	gpio_sd3_out	1'd1
104	pwm1_sync1_in	0	no	gpio_sd4_out	1'd1
105	pwm1_sync2_in	0	no	gpio_sd5_out	1'd1
106	pwm1_f0_in	0	no	gpio_sd6_out	1'd1
107	pwm1_f1_in	0	no	gpio_sd7_out	1'd1
108	pwm1_f2_in	0	no	pwm1_out0a	1'd1
109	pwm0_cap0_in	0	no	pwm1_out0b	1'd1
110	pwm0_cap1_in	0	no	pwm1_out1a	1'd1
111	pwm0_cap2_in	0	no	pwm1_out1b	1'd1
112	pwm1_cap0_in	0	no	pwm1_out2a	1'd1
113	pwm1_cap1_in	0	no	pwm1_out2b	1'd1
114	pwm1_cap2_in	0	no	pwm2_out1h	1'd1
115	pwm2_flta	1	no	pwm2_out1l	1'd1
116	pwm2_fltb	1	no	pwm2_out2h	1'd1
117	pwm2_cap1_in	0	no	pwm2_out2l	1'd1
118	pwm2_cap2_in	0	no	pwm2_out3h	1'd1
119	pwm2_cap3_in	0	no	pwm2_out3l	1'd1
120	pwm3_flta	1	no	pwm2_out4h	1'd1

		Default	Same Input		
Signal		Value If		Output Enable of	
No.	Input Signals	Unassigned*	Signal from IO_MUX Core	Output Signals	Output Signals
121	pwm3_fltb	1	no	pwm2_out4l	1'd1
122	pwm3_cap1_in	0	no	_	1'd1
123	pwm3_cap2_in	0	no	twai_tx	1'd1
124	pwm3_cap3_in	0	no	twai_bus_off_on	1'd1
125	_	_	_	twai_clkout	1'd1
140	I2SOI_DATA_inO	0	no	I2SOO_DATA_outO	1'd1
141	I2SOI_DATA_in1	0	no	I2SOO_DATA_out1	1'd1
142	I2SOI_DATA_in2	0	no	I2SOO_DATA_out2	1'd1
143	I2SOI_DATA_in3	0	no	I2SOO_DATA_out3	1'd1
144	I2SOI_DATA_in4	0	no	I2SOO_DATA_out4	1'd1
145	I2SOI_DATA_in5	0	no	I2SOO_DATA_out5	1'd1
146	I2SOI_DATA_in6	0	no	I2SOO_DATA_out6	1'd1
147	I2SOI_DATA_in7	0	no	I2SOO_DATA_out7	1'd1
148	I2SOI_DATA_in8	0	no	I2SOO_DATA_out8	1'd1
149	I2SOI_DATA_in9	0	no	I2SOO_DATA_out9	1'd1
150	I2SOI_DATA_in10	0	no	I2SOO_DATA_out10	1'd1
151	I2SOI_DATA_in11	0	no	I2SOO_DATA_out11	1'd1
152	I2SOI_DATA_in12	0	no	I2SOO_DATA_out12	1'd1
153	I2SOI_DATA_in13	0	no	I2SOO_DATA_out13	1'd1
154	I2SOI_DATA_in14	0	no	I2SOO_DATA_out14	1'd1
155	I2SOI_DATA_in15	0	no	I2SOO_DATA_out15	1'd1
156	_	_	_	I2SOO_DATA_out16	1'd1
157	_	_	_	I2SOO_DATA_out17	1'd1
158	_	_	_	I2SOO_DATA_out18	1'd1
159	_	_	_	I2SOO_DATA_out19	1'd1
160	_	_	_	I2SOO_DATA_out20	1'd1
161	_	_	_	I2SOO_DATA_out21	1'd1
162	_	_	_	I2SOO_DATA_out22	1'd1
163	_	_	_	I2SOO_DATA_out23	1'd1
164	I2S1I_BCK_in	0	no	I2S1I_BCK_out	1'd1
165	12S1I_WS_in	0	no	I2S1I_WS_out	1'd1
166	I2S1I_DATA_in0	0	no	I2S10_DATA_out0	1'd1
167	I2S1I_DATA_in1	0	no	I2S10_DATA_out1	1'd1
168	I2S1I_DATA_in2	0	no	I2S10_DATA_out2	1'd1
169	I2S1I_DATA_in3	0	no	I2S10_DATA_out3	1'd1
170	I2S1I_DATA_in4	0	no	I2S10_DATA_out4	1'd1
171	I2S1I_DATA_in5	0	no	I2S10_DATA_out5	1'd1
172	I2S1I_DATA_in6	0	no	I2S10_DATA_out6	1'd1
173	I2S1I_DATA_in7	0	no	I2S10_DATA_out7	1'd1
174	I2S1I_DATA_in8	0	no	I2S10_DATA_out8	1'd1
175	I2S1I_DATA_in9	0	no	I2S10_DATA_out9	1'd1

		Default	Same Input		
Signal		Value If	Signal from		Output Enable of
No.	Input Signals	Unassigned*	IO_MUX Core	Output Signals	Output Signals
176	I2S1I_DATA_in10	0	no	I2S10_DATA_out10	1'd1
177		0	no	I2S10_DATA_out11	1'd1
178		0	no	I2S10_DATA_out12	1'd1
179	 	0	no	I2S10_DATA_out13	1'd1
180		0	no	I2S10_DATA_out14	1'd1
181	I2S1I_DATA_in15	0	no	I2S10_DATA_out15	1'd1
182	_	_	_	I2S10_DATA_out16	1'd1
183	_	_	_	I2S10_DATA_out17	1'd1
184	_	_	_	I2S10_DATA_out18	1'd1
185	_	_	_	I2S10_DATA_out19	1'd1
186	_	_	_	I2S10_DATA_out20	1'd1
187	_	_	_	I2S10_DATA_out21	1'd1
188	_	_	_	I2S10_DATA_out22	1'd1
189	_	_	_	I2S10_DATA_out23	1'd1
190	I2SOI_H_SYNC	0	no	pwm3_out1h	1'd1
191	I2SOI_V_SYNC	0	no	pwm3_out1l	1'd1
192	I2SOI_H_ENABLE	0	no	pwm3_out2h	1'd1
193	I2S1I_H_SYNC	0	no	pwm3_out2l	1'd1
194	I2S1I_V_SYNC	0	no	pwm3_out3h	1'd1
195	I2S1I_H_ENABLE	0	no	pwm3_out3l	1'd1
196	_	_	_	pwm3_out4h	1'd1
197	_	_	_	pwm3_out4l	1'd1
198	U2RXD_in	0	yes	U2TXD_out	1'd1
199	U2CTS_in	0	yes	U2RTS_out	1'd1
200	emac_mdc_i	0	no	emac_mdc_o	emac_mdc_oe
201	emac_mdi_i	0	no	emac_mdo_o	emac_mdo_o_e
202	emac_crs_i	0	no	emac_crs_o	emac_crs_oe
203	emac_col_i	0	no	emac_col_o	emac_col_oe
204	pcmfsync_in	0	no	bt_audio0_irq	1'd1
205	pcmclk_in	0	no	bt_audio1_irq	1'd1
206	pcmdin	0	no	bt_audio2_irq	1'd1
207	_	_	_	ble_audio0_irq	1'd1
208	_	_	_	ble_audio1_irq	1'd1
209	_	_	_	ble_audio2_irq	1'd1
210	_	_	_	pcmfsync_out	pcmfsync_en
211	_	_	_	pcmclk_out	pcmclk_en
212	_	_	_	pcmdout	pcmdout_en
213	_	_	_	ble_audio_sync0_p	1'd1
214	_	_	_	ble_audio_sync1_p	1'd1
215	_	_	_	ble_audio_sync2_p	1'd1
224	_	_	_	sig_in_func224	1'd1

		Default	Same Input		
Signal		Value If	Signal from		Output Enable of
No.	Input Signals	Unassigned*	IO_MUX Core	Output Signals	Output Signals
225	_	_	_	sig_in_func225	1'd1
226	_	_	_	sig_in_func226	1'd1
227	_	_	_	sig_in_func227	1'd1
228	_	_	_	sig_in_func228	1'd1

# A.3. Ethernet\_MAC

Table 6-3. Ethernet\_MAC

Pin Name	Function6	MII (int_osc)	MII (ext_osc)	RMII (int_osc)	RMII (ext_osc)
GPI00	EMAC_TX_CLK	TX_CLK (I)	TX_CLK (I)	CLK_OUT(O)	EXT_OSC_CLK(I)
GPIO5	EMAC_RX_CLK	RX_CLK (I)	RX_CLK (I)	_	_
GPIO21	EMAC_TX_EN	TX_EN(O)	TX_EN(O)	TX_EN(O)	TX_EN(O)
GPIO19	EMAC_TXDO	TXD[O](O)	TXD[O](O)	TXD[0](0)	TXD[O](O)
GPI022	EMAC_TXD1	TXD[1](O)	TXD[1](O)	TXD[1](O)	TXD[1](O)
MTMS	EMAC_TXD2	TXD[2](O)	TXD[2](0)	_	_
MTDI	EMAC_TXD3	TXD[3](O)	TXD[3](O)	_	_
MTCK	EMAC_RX_ER	RX_ER(I)	RX_ER(I)	_	_
GPIO27	EMAC_RX_DV	RX_DV(I)	RX_DV(I)	CRS_DV(I)	CRS_DV(I)
GPIO25	EMAC_RXDO	RXD[O](I)	RXD[0](I)	RXD[0](I)	RXD[O](I)
GPIO26	EMAC_RXD1	RXD[1](I)	RXD[1](I)	RXD[1](I)	RXD[1](I)
UOTXD	EMAC_RXD2	RXD[2](I)	RXD[2](I)	_	_
MTDO	EMAC_RXD3	RXD[3](I)	RXD[3](I)	_	_
GPI016	EMAC_CLK_OUT	CLK_OUT(O)	_	CLK_OUT(O)	_
GPIO17	EMAC_CLK_OUT_180	CLK_OUT_180(0)	_	CLK_OUT_180(0)	_
GPIO4	EMAC_TX_ER	TX_ERR(O)*	TX_ERR(O)*	_	_
In GPIO Matrix*	_	MDC(O)	MDC(O)	MDC(O)	MDC(O)
In GPIO Matrix*	_	MDIO(IO)	MDIO(IO)	MDIO(IO)	MDIO(IO)
In GPIO Matrix*	_	CRS(I)	CRS(I)	_	_
In GPIO Matrix*	_	COL(I)	COL(I)	_	_
*Notes: 1. The GF	PIO Matrix can be any GP	IO. 2. The TX_ERR	(O) is optional.		

# A.4. IO\_MUX

For the list of IO\_MUX pins, please see the next page.

#### IO\_MUX

Power Supply Pin	Analog Pin	Digital Pin	Power Domain	Analog Function0	Analog Function1	Analog Function2	RTC Function0	RTC Function1	Function0	Туре	Function1	Туре	Function2	Туре	Function3	Туре	Function4	Туре	Function5	Туре	Drive Strength (2'd2: 20 mA)	At Reset	After Rese
VDDA			VDDA supply in																				
	LNA_IN		VDD3P3																				
VDD3P3			VDD3P3 supply in																				
VDD3P3			VDD3P3 supply in																				
	SENSOR_VP		VDD3P3_RTC		ADC1_CHO		RTC_GPIOO		GPI036	1			GPI036	1								oe=0, ie=0	oe=0, ie=
	SENSOR_CAPP		VDD3P3_RTC		ADC1_CH1		RTC_GPI01		GPI037	1			GPIO37	1								oe=0, ie=0	oe=0, ie
	SENSOR_CAPN		VDD3P3_RTC		ADC1_CH2		RTC_GPI02		GPI038	1			GPI038	1								oe=0, ie=0	oe=0, ie
	SENSOR_VN		VDD3P3_RTC		ADC1_CH3		RTC_GPI03		GPI039	1			GPI039	1								oe=0, ie=0	oe=0, ie
	CHIP_PU		VDD3P3_RTC				_																
	VDET_1		VDD3P3_RTC		ADC1_CH6		RTC_GPIO4		GPI034	1			GPIO34	1								oe=0, ie=0	oe=0, i
	VDET_2		VDD3P3_RTC		ADC1_CH7		RTC_GPI05		GPI035	1			GPI035	1								oe=0, ie=0	oe=0, i
	32K_XP		VDD3P3_RTC	XTAL_32K_P		TOUCH9	RTC_GPI09		GPI032	I/O/T				I/O/T				-			2'd2	oe=0, ie=0	oe=0, i
	OER_XI		100010_110	XIAC_OCK_I	ADDI_UII4	1000110	1110_01100		OI IOUE	1, 0, 1			OFTOOL	1,0,1							E GE	00 0,10 0	00 0,1
	32K_XN		VDD3P3_RTC	XTAL_32K_N	ADC1_CH5	TOUCH8	RTC_GPI08		GPI033	I/O/T			GPI033	I/0/T							2'd2	oe=0, ie=0	oe=0, i
	OLK_XIV	GPI025	VDD3P3_RTC	DAC_1	ADC1_CHS ADC2_CH8	.000110	RTC_GPI06		GPI035	I/O/T			GPI033	I/O/T		-		-	EMAC_RXDO	1	2'd2	oe=0, ie=0	0e=0, i
		GPI025 GPI026				-				1/0/T				I/O/T				-	_				
			VDD3P3_RTC	DAC_2	ADC2_CH9	TOUGUE	RTC_GPI07	-	GPI026				GPI026			-		-	EMAC_RXD1	1	2'd2	oe=0, ie=0	0e=0,
		GPI027	VDD3P3_RTC		ADC2_CH7		RTC_GPI017		GPI027	I/O/T	HODIOLIC	1/0/=	GPI027	I/O/T	1100 011	0	00.014	10	EMAC_RX_DV		2'd2	oe=0, ie=0	0e=0,
		MTMS	VDD3P3_RTC		ADC2_CH6	TOUCH6	RTC_GPI016		MTMS	10	HSPICLK	I/O/T			HS2_CLK	0	SD_CLK	10	EMAC_TXD2	0	2'd2	oe=0, ie=0	0e=0,
		MTDI	VDD3P3_RTC		ADC2_CH5	TOUCH5	RTC_GPI015		MTDI	II .	HSPIQ	I/O/T	GPI012	I/0/T	HS2_DATA2	11/0/T	SD_DATA2	I1/0/T	EMAC_TXD3	0	2'd2	oe=0, ie=1, wpd	oe=0,
VDD3P3_RTC			VDD3P3_RTC supply in																				
		MTCK	VDD3P3_RTC		ADC2_CH4		RTC_GPI014		MTCK	11	HSPID		GPI013		HS2_DATA3		SD_DATA3	11/0/T	EMAC_RX_ER	1	2'd2	oe=0, ie=0	oe=0,
		MTDO	VDD3P3_RTC		ADC2_CH3	TOUCH3	RTC_GPI013	I2C_SDA	MTDO	O/T	HSPICS0	I/O/T		I/O/T	HS2_CMD	11/0/T	SD_CMD	I1/0/T	EMAC_RXD3	1	2'd2	oe=0, ie=1, wpu	oe=0,
		GPI02	VDD3P3_RTC		ADC2_CH2	TOUCH2	RTC_GPI012	I2C_SCL	GPI02	I/O/T	HSPIWP	I/O/T	GPI02	I/0/T	HS2_DATA0	I1/0/T	SD_DATAO	I1/0/T			2'd2	oe=0, ie=1, wpd	oe=0, i
		GPI00	VDD3P3_RTC		ADC2_CH1	TOUCH1	RTC_GPI011	I2C_SDA	GPI00	I/O/T	CLK_OUT1	0	GPI00	I/0/T					EMAC_TX_CLK	1	2'd2	oe=0, ie=1, wpu	oe=0,
		GPI04	VDD3P3_RTC		ADC2_CHO	TOUCHO	RTC_GPI010	I2C_SCL	GPIO4	I/0/T	HSPIHD	I/O/T	GPIO4	I/O/T	HS2_DATA1	I1/0/T	SD_DATA1	I1/0/T	EMAC_TX_ER	0	2'd2	oe=0, ie=1, wpd	oe=0,
		GPI016	VDD_SDIO						GPI016	I/0/T			GPI016	I/O/T	HS1_DATA4	I1/0/T	U2RXD	11	EMAC_CLK_OUT	0	2'd2	oe=0, ie=0	oe=0,
VDD_SDIO			VDD_SDIO supply out/in																				
		GPIO17	VDD_SDIO						GPIO17	I/O/T			GPI017	I/O/T	HS1_DATA5	11/0/T	U2TXD	0	EMAC_CLK_OUT_180	0	2'd2	oe=0, ie=0	oe=0,
		SD_DATA_2	VDD_SDIO						SD_DATA2	11/0/T	SPIHD	I/O/T	GPI09	I/0/T	HS1_DATA2	11/O/T	U1RXD	11			2'd2	oe=0, ie=1, wpu	oe=0,
		SD_DATA_3	VDD_SDIO						SD_DATA3	I0/0/T	SPIWP	I/O/T	GPI010	I/0/T	HS1_DATA3	11/0/T	U1TXD	0			2'd2	oe=0, ie=1, wpu	oe=0,
		SD_CMD	VDD_SDIO						SD_CMD	I1/0/T	SPICSO	I/O/T	GPIO11	I/0/T	HS1_CMD	11/0/T	U1RTS	0			2'd2	oe=0, ie=1, wpu	oe=0, i
		SD_CLK	VDD_SDIO						SD_CLK	10	SPICLK		GPI06		HS1_CLK	0	U1CTS	11			2'd2	oe=0, ie=1, wpu	oe=0,
		SD_DATA_0							SD_DATAO	11/0/T	SPIQ		GPI07		HS1_DATAO		U2RTS	0		_	2'd2	oe=0, ie=1, wpu	oe=0,
		SD_DATA_1	VDD_SDIO						SD_DATA1	11/0/T	SPID	I/O/T			HS1_DATA1		U2CTS	11			2'd2	oe=0, ie=1, wpu	oe=0.
		GPI05	VDD3P3_CPU						GPI05	I/0/T	VSPICSO		GPI05		HS1_DATA6	11/0/T	02010		EMAC_RX_CLK	1	2'd2	oe=0, ie=1, wpu	oe=0,
		GPI018	VDD3P3_CPU						GPI03	I/O/T	VSPICLK		GPI03		HS1_DATA7	11/0/T		-	LIVIAO_IXX_OLIX	+	2'd2	oe=0, ie=0	oe=0,
		GPIO23	VDD3P3_CPU					-	GPI023	I/O/T	VSPID		GPI023		HS1_STROBE	10		-		-	2'd2	oe=0, ie=0	oe=0,
		GF1023	VDD3F3_GF0						GP1023	1/0/1	VOPID	1/0/1	GF1023	1/0/1	noi_orkobe	10					202	0e-0, le-0	06-0,
VDD3P3_CPU			VDD3P3_CPU supply in																				
VDDOPO_CPU		CDIO10					-		CDIO10	L/O/T	Venio	I/O/T	CDIO10	1/0/7	HOCTE	11		-	EMAC TYPO	0	awa	00-0 10-0	00=0
		GPI019	VDD3P3_CPU						GPI019	I/O/T	VSPIQ	I/O/T			UOCTS	11		-	EMAC_TXD0	0	2'd2	oe=0, ie=0	0e=0,
		GPI022	VDD3P3_CPU			-			GPI022	I/O/T	VSPIWP	I/O/T			UORTS	0			EMAC_TXD1	0	2'd2	oe=0, ie=0	0e=0,
		UORXD	VDD3P3_CPU						UORXD	11	_	0	GPI03	I/0/T							2'd2	oe=0, ie=1, wpu	oe=0,
		UOTXD	VDD3P3_CPU						UOTXD	0	_	0	GPI01	I/O/T					EMAC_RXD2	1	2'd2	oe=0, ie=1, wpu	oe=0, i
		GPI021	VDD3P3_CPU						GPI021	I/O/T	VSPIHD	I/O/T	GPI021	I/0/T					EMAC_TX_EN	0	2'd2	oe=0, ie=0	oe=0, i
VDDA			VDDA supply in																				
	XTAL_N		VDDA																				
	XTAL_P		VDDA																				
VDDA			VDDA supply in																				
	CAP2		VDDA																				
	CAP1		VDDA																				
	14	26																					

- otes:

  · wpu: weak pull-up;

  · wpd: weak pull-down;

  · ie: input enable;

  · oe: output enable;

  · Please see *Table*: Notes on ESP32 Pin Lists for more information.(请参考表:管脚清单说明。)

# **Revision History**

Date	Version	Release notes
2024.09	v4.7	<ul> <li>Table 5-2 Recommended Power Supply Characteristics: Deleted a note about VDD3P3_RTC limitation</li> <li>Section 4.1.1 CPU: Fixed the link to Cadence Xtensa ISA Summary</li> <li>Section 4.8.7 Pulse Counter Controller (PCNT): Fixed the typo in the Feature List</li> </ul>
2024.08	v4.6	Improved the formatting, structure, and wording in the following sections:  • Section 2 Pins  • Section 3 Boot Configurations (used to be named as "Strapping Pins")  • Section 3.1 Chip Boot Mode Control
2024.02	v4.5	Section 2.5.3 Chip Power-up and Reset: Updated the link to the VDD_SDIO 1.8 V circuit design to ESP32 Hardware Design Guidelines
2023.12	v4.4	Table 1-1 Comparison: Added information about flash under the table
2023.07	v4.3	<ul> <li>Updated formatting throughout the document</li> <li>Updated wording in some sections</li> <li>Added a new section 2.3.1 Restrictions for GPIOs and RTC_GPIOs</li> <li>Added a new section 4.1.5 Cache</li> </ul>
2023.01	v4.2	<ul> <li>Removed contents about hall sensor according to PCN20221202</li> <li>Section 4.9.3 Touch Sensor: Added a note about limited applications of touch sensor</li> </ul>
2022.12	v4.1	<ul> <li>Section 4.1.1 CPU: Added link to Xtensa® Instruction Set Architecture (ISA)         Summary</li> <li>Table 1-1 Comparison: Updated the description about chip revision upgrade</li> </ul>
2022.10	v4.0	<ul> <li>Section Product Overview: Updated the description</li> <li>Table 2-6 Pin Mapping Between Chip and Flash/PSRAM: Added two notes below the table</li> <li>Section 2.5.2 Power Scheme: Added a new item to "Notes on power supply"</li> <li>Updated Figure 1-1 ESP32 Series Nomenclature</li> <li>Table 1-1 Comparison: Added a new column "VDD_SDIO Voltage"</li> <li>Section 4.8.12 TWAI® Controller: Updated the bit rates</li> <li>Added Not Recommended for New Designs (NRND) label to ESP32-SOWD</li> </ul>

Date	Version	Release notes
2022.03	v3.9	<ul> <li>Added a new chip variant ESP32-DOWDR2-V3</li> <li>Added Table 2-5 Pin Mapping Between Chip and Flash/PSRAM and Table 2-6 Pin Mapping Between Chip and Flash/PSRAM</li> <li>Updated Figure 6-2 QFN48 (5×5 mm) Package</li> <li>Updated Appendix IO_MUX</li> <li>Updated Table 4-6 Peripheral Pin Configurations</li> <li>Section 3.1 Chip Boot Mode Control: Added links to ESP32 Technical Reference Manual</li> </ul>
2021.10	v3.8	<ul> <li>Upgraded ESP32-U4WDH variant from single-core to dual-core, see PCN-2021-021. The single-core version coexists with the new dual-core version around December 2, 2021. The physical product is subject to batch tracking.</li> <li>Section CPU and Memory: Added CoreMark® score</li> <li>Section 4.8.12 TWAI® Controller: Updated the description</li> <li>Added Not Recommended for New Designs (NRND) label to the ESP32-DOWDQ6-V3 variant</li> <li>Section 6 Packaging: Provided a link to Espressif Chip Package Information</li> <li>Updated Section Bluetooth</li> </ul>
2021.07	v3.7	<ul> <li>Removed ESP32-D2WD variant</li> <li>Section 4.7.1 Bluetooth Radio and Baseband: Updated wording</li> <li>Updated pin function numbers starting from Function0</li> <li>Added Not Recommended for New Designs (NRND) label to ESP32-D0WD and ESP32-D0WDQ6 variants</li> </ul>
2021.03	V3.6	<ul> <li>Updated Figure Block Diagram</li> <li>Updated Table 5-5 Reliability</li> <li>Updated Figure 2-3 ESP32 Power Scheme</li> <li>Updated Table 5-2 Recommended Power Supply Characteristics</li> <li>Updated the notes below Table 2-4 Description of Timing Parameters for Power-up and Reset</li> <li>Table 4-1, 4-6, Section 4.8.12 TWAI® Controller: Added more information about TWAI®</li> </ul>

Date	Version	Release notes
2021.01	V3.5	<ul> <li>Table 2-1 Pin Overview: Updated the description for CAP2 from 3 nF to 3.3 nF</li> <li>Section Advanced Peripheral Interfaces: Added TWAI®</li> <li>Updated Figure Block Diagram</li> <li>Appendix IO_MUX: Updated the reset values for MTCK, MTMS, GPIO27</li> </ul>
2020.04	V3.4	<ul> <li>Added one chip variant: ESP32-U4WDH</li> <li>Updated some figures in Table 4-2, 5-6, 5-7, 5-9, 5-11, 5-12</li> <li>Table 5-7 Receiver –Basic Data Rate: Added a note under the table</li> </ul>
2020.01	V3.3	<ul> <li>Added two chip variants: ESP32-DOWD-V3 and ESP32-DOWDQ6-V3.</li> <li>Added a note under Table 4-3 Analog-to-Digital Converter (ADC)</li> </ul>
2019.10	V3.2	Updated Figure 2-4 Visualization of Timing Parameters for Power-up and Reset
2019.07	V3.1	<ul> <li>Table 2-1 Pin Overview: Added pin-pin mapping between ESP32-D2WD and the in-package flash under the table</li> <li>Updated Figure 1-1 ESP32 Series Nomenclature</li> </ul>
2019.04	V3.0	Section 3 Boot Configurations (used to be named as "Strapping Pins"): Added information about the setup and hold times for the strapping pins
2019.02	V2.9	<ul> <li>Table 2-1 Pin Overview: Applied new formatting</li> <li>Table 4-6 Peripheral Pin Configurations: Fixed typos with respect to the ADC1 channel mappings</li> </ul>
2019.01	V2.8	<ul> <li>Changed the RF power control range in Table 5-7, 5-10, and 5-12 from -12 ~ +12 to -12 ~ +9 dBm;</li> <li>Small text changes</li> </ul>
2018.11	V2.7	<ul> <li>Updated Section Applications</li> <li>Table IO_MUX: Updated pin statuses at reset and after reset</li> </ul>

Date	Version	Release notes
2018.10	V2.6	Section 6 Packaging: Updated QFN package drawings
2018.08	V2.5	<ul> <li>Table 5-1 Absolute Maximum Ratings: Added "Cumulative IO output current"</li> <li>Table 5-3 DC Characteristics (3.3 V, 25 °C): Added more parameters</li> <li>Appendix IO_MUX: Changed the power domain names to be consistent with the pin names</li> </ul>
2018.07	V2.4	<ul> <li>Deleted information on Packet Traffic Arbitration (PTA);</li> <li>Added Figure 2-4 Visualization of Timing Parameters for Power-up and Reset</li> <li>Table 4-2 Power Management Unit (PMU): Added the current consumption figures for dual-core SoCs</li> <li>Updated Section 4.9.1 Analog-to-Digital Converter (ADC)</li> </ul>
2018.06	V2.3	Table 4-2 Power Management Unit (PMU): Added the current consumption figures at CPU frequency of 160 MHz
2018.05	V2.2	<ul> <li>Table 2-1 Pin Overview: Changed the voltage range of VDD3P3_RTC from 1.8-3.6 V to 2.3-3.6 V</li> <li>Updated Section 2.5.2 Power Scheme</li> <li>Updated Section 4.1.3 External Flash and RAM</li> <li>Updated Table 4-2 Power Management Unit (PMU)</li> <li>Removed content about temperature sensor;</li> <li>Changes to electrical characteristics: <ul> <li>Updated Table 5-1 Absolute Maximum Ratings</li> <li>Added Table 5-2 Recommended Power Supply Characteristics</li> <li>Added Table 5-3 DC Characteristics (3.3 V, 25 °C)</li> <li>Added Table 5-5 Reliability</li> <li>Table 5-7 Receiver –Basic Data Rate: Updated the values of "Gain control step" and "Adjacent channel transmit power"</li> <li>Table 5-10 Transmitter –Enhanced Data Rate: Updated the values of "Gain control step", "π/4 DQPSK modulation accuracy", "8 DPSK modulation accuracy", and "In-band spurious emissions"</li> <li>Table 5-12 Transmitter: Updated the values of "Gain control step" and "Adjacent channel transmit power"</li> </ul> </li> </ul>

Date	Version	Release notes
2018.01	V2.1	<ul> <li>Deleted software-specific features;</li> <li>Deleted information on LNA pre-amplifier;</li> <li>Specified the CPU speed and flash speed of ESP32-D2WD;</li> <li>Section 2.5.2 Power Scheme: Added notes</li> </ul>
2017.12	V2.0	Section 6 Packaging: Added a note on the sequence of pin number
2017.10	V1.9	<ul> <li>Table 2-1 Pin Overview: Updated the description of pin CHIP_PU</li> <li>Section 2.5.2 Power Scheme: Added a note</li> <li>Section 3 Boot Configurations (used to be named as "Strapping Pins"): Updated the description of the chip's system reset</li> <li>Section 4.6.4 Wi-Fi Radio and Baseband: Added a description of antenna diversity and selection</li> <li>Table 4-2 Power Management Unit (PMU): Deleted "Association sleep pattern", added notes to Active sleep and Modem-sleep</li> </ul>
2017.08	V1.8	<ul> <li>Added Table 4-6 Peripheral Pin Configurations</li> <li>Figure Block Diagram: Corrected a typo</li> </ul>

Date	Version	Release notes
2017.08	V1.7	<ul> <li>Section Bluetooth: Changed the transmitting power to +12 dBm; the sensitivity of NZIF receiver to -97 dBm</li> <li>Table 2-1 Pin Overview: Added a note</li> <li>section 4.1.1 CPU: Added 160 MHz clock frequency</li> <li>Section 4.6.4 Wi-Fi Radio and Baseband: Changed the transmitting power from 21 dBm to 20.5 dBm</li> <li>Section 4.7.1 Bluetooth Radio and Baseband: Changed the dynamic control range of class-1, class-2 and class-3 transmit output powers to "up to 24 dBm"; changed the dynamic range of NZIF receiver sensitivity to "over 97 dB"</li> <li>Table 4-2 Power Management Unit (PMU): Added two notes</li> <li>Updated Section 4.8.1 General Purpose Input / Output Interface (GPIO)</li> <li>Updated Section 4.8.11 SDIO/SPI Slave Controller</li> <li>Updated Table 5-1 Absolute Maximum Ratings</li> <li>Table 5.4 RF Current Consumption in Active Mode: Changed the duty cycle on which the transmitters' measurements are based to 50%.</li> <li>Table 5-6 Wi-Fi Radio: Added a note on "Output impedance"</li> <li>Table 5-7, 5-9, 5-11: Updated parameter "Sensitivity"</li> <li>Table 5-7, 5-10, 5-12: Updated parameters "RF transmit power" and "RF power control range"; added parameter "Gain control step"</li> <li>Deleted Chapters: "Touch Sensor" and "Code Examples";</li> <li>Added a link to certification download.</li> </ul>
2017.06	V1.6	<ul> <li>Section Complete Integration Solution: Changed the number of external components to 20</li> <li>Section 4.8.1 General Purpose Input / Output Interface (GPIO): Changed the number of GPIO pins to 34</li> </ul>
2017.06	V1.5	<ul> <li>Section CPU and Memory: Changed the power supply range</li> <li>Section 2.5.2 Power Scheme: Updated the note</li> <li>Updated Table 5-1 Absolute Maximum Ratings</li> <li>Table Notes on ESP32 Pin Lists: Changed the drive strength values of the digital output pins in Note 8</li> <li>Added the option to subscribe for notifications of documentation changes</li> </ul>

Date	Version	Release notes
2017.05	V1.4	<ul> <li>Section Clocks and Timers: Added a note to the frequency of the external crystal oscillator</li> <li>Section 3 Boot Configurations (used to be named as "Strapping Pins"): Added a note</li> <li>Updated Section 4.3 RTC and Low-power Management</li> <li>Table 5-1 Absolute Maximum Ratings: Changed the maximum driving capability from 12 mA to 80 mA</li> <li>Table 5-6 Wi-Fi Radio: Changed the input impedance value of 50Ω to output impedance value of 30+j10 Ω</li> <li>Table Notes on ESP32 Pin Lists: Added a note to No.8</li> <li>Table IO_MUX: Deleted GPIO20</li> </ul>
2017.04	V1.3	<ul> <li>Added Appendix Notes on ESP32 Pin Lists</li> <li>Updated Table 5-6 Wi-Fi Radio</li> <li>Updated Figure 2-2 ESP32 Pin Layout (QFN 5*5, Top View)</li> </ul>
2017.03	V1.2	<ul> <li>Table 2-1 Pin Overview: Added a note</li> <li>Section 4.1.2 Internal Memory: Updated the note</li> </ul>
2017.02	V1.1	<ul> <li>Added Section 1 ESP32 Series Comparison</li> <li>Updated Section MCU and Advanced Features</li> <li>Updated Section Block Diagram</li> <li>Updated Section 2 Pins</li> <li>Updated Section CPU and Memory</li> <li>Updated Section 4.2.3 Audio PLL Clock</li> <li>Updated Section 5.1 Absolute Maximum Ratings</li> <li>Updated Section 6 Packaging</li> <li>Updated Section Related Documentation and Resources</li> </ul>
2016.08	V1.0	First release.



## **Disclaimer and Copyright Notice**

Information in this document, including URL references, is subject to change without notice.

ALL THIRD PARTY'S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES TO ITS AUTHENTICITY AND ACCURACY.

NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2024 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.

www.espressif.com