

RTL8735BDM-VA3-CG RTL8735BDM-VL3-CG RTL8735BDM-VA4-CG RTL8735BDM-VL4-CG RTL8735BM-VA3-CG RTL8735BM-VL3-CG RTL8735BM-VA4-CG RTL8735BM-VL4-CG

AmebaPro-II
Highly Integrated, Ultra-Low-Power
IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth
Camera SoC

### **DATASHEET**

(CONFIDENTIAL: For AmebaloT registered user Only)

Rev. 1.0 Lite 2022





Realtek Semiconductor Corp.
No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan Tel.: +886-3-578-0211. Fax: +886-3-577-6047
www.realtek.com

Realtex Confidential for juannacahoca @gnail.com



#### **COPYRIGHT**

©2022 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.

#### **DISCLAIMER**

Realtek provides this document 'as is', without warranty of any kind. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors.

### **TRADEMARKS**

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

#### **USING THIS DOCUMENT**

This document is intended for the software engineer's reference and provides detailed programming information.

Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide.

#### **ELECTROSTATIC DISCHARGE (ESD) WARNING**

This product can be damaged by Electrostatic Discharge (ESD). When handling, care must be taken. Damage due to inappropriate handling is not covered by warranty.

Do not open the protective conductive packaging until you have read the following, and are at an approved anti-static workstation.

- Use an approved anti-static mat to cover your work surface
- Use a conductive wrist strap attached to a good earth ground
- Always discharge yourself by touching a grounded bare metal surface or approved anti-static mat before picking up an ESD-sensitive electronic component
- If working on a prototyping board, use a soldering iron or station that is marked as ESD-safe
- Always disconnect the microcontroller from the prototyping board when it is being worked on

#### **REVISION HISTORY**

Revision	Release Date	Summary	. ()
1.0 Lite		First lite release.	2
			1/



### **Table of Contents**

1.	GENERAL DESCRIPTION1					
2.	FEATURE	S	2			
3.	BLOCK DI	AGRAM	4			
	3.1.1. 3.1.2. 3.1.3. 3.1.4. 3.1.5. 3.1.6.	Power Architecture	5 6 7 8			
4.		NMENTS				
		1 =				
	4.1.	PACKAGE IDENTIFICATION				
5.	PIN DESCI	RIPTIONS	.12			
6.	5.1. 5.2. 5.3.	POWER ON TRAP PINS  ANALOG TO DIGITAL CONVERTER  RF PIN  POWER PINS  CLOCK PINS  CHIP ENABLE PIN  NOR/NAND FLASH INTERFACE  USB TRANSCEIVER INTERFACE  AUDIO INTERFACE  MIPI INTERFACE  SD CARD INTERFACE  DIGITAL IO PINS  GPIO Pin Functions  ACTERISTICS  RF BLOCK DIAGRAM  WI-FI RADIO CHARACTERISTICS  BLUETOOTH RADIO CHARACTERISTIC  BT RF Transmitter Specifications	12 .13 .14 14 15 15 16 16 18 24 25 25			
	6.3.2.	BT RF Receiver Specifications	.25			
7.	ELECTRIC	CAL CHARACTERISTICS	26			
,	7.1. 7.2. 7.3. 7.4. 7.5. 7.5.1. 7.5.2. 7.5.3. 7.5.4.	TEMPERATURE LIMIT RATINGS TEMPERATURE CHARACTERISTICS POWER SUPPLY DC CHARACTERISTICS DIGITAL IO PIN DC CHARACTERISTICS POWER STATE AND POWER SEQUENCE Power On or Resuming from Deep Sleep Sequence Resume from Standby Mode Sequence Reset Sequence Power Off Sequence	26 26 27 27 28			
8.	MECHANI	CAL DIMENSIONS	30			
;	3.1.	PACKAGE SPECIFICATION	30			



8.2.	MECHANICAL DIMENSIONS NOTES	32
9. ORDER	RING INFORMATION	33



### **List of Tables**

	DEEP SLEEP MODE WAKEUP SOURCE	
	SLEEP MODE WAKEUP SOURCE	
	POWER ON TRAP PINS	
	ADC PINS	
_	RF Pins.	
	Power Pins	
	CLOCK AND OTHER PINS	
TABLE 9.	CHIP ENABLE PIN	4
Table 10	. CHP ENABLE PIN	4
Table 11	. USB Transceiver Interface	15
Table 12	. Audio Interface	15
	. MIPI Interface	
	SD CARD INTERFACE	
	. GPIO PINS	
	. GPIO PIN FUNCTION TABLE-1	
	. GPIO PIN FUNCTION TABLE-2	
	. GPIO Pin Function Table-3	
	BLUETOOTH TRANSMITTER PERFORMANCE TABLE-BLE	
	. TEMPERATURE LIMIT RATINGS	
TABLE 32	THERMAL PROPERTIES	26
	POWER SUPPLY DC CHARACTERISTICS	
	. Typical Digital IO DC Parameters	
	. TIMING SPECIFICATION FOR POWER ON SEQUENCE	
	. TIMING SPECIFICATION FOR RESUME FROM STANDBY MODE SEQUENCE	
	. TIMING SPECIFICATION FOR RESET SEQUENCE	
Table 39	. TIMING SPECIFICATION FOR POWER OFF SEQUENCE	29
Table 40	. MECHANICAL DIMENSIONS NOTES	32
TABLE 41	Ordering Information	33
	00	
	O'	
	X	
	,O <sub>A</sub>	
	<b>⊘</b> ∴	
	·C	
	<b>'</b> ク	
	ORDERING INFORMATION	



### **List of Figures**

FIGURE 1. BLOCK DIAGRAM OF AMEBAPRO-II	
FIGURE 2. AMEBAPRO-II REGULATOR ARCHITECTURE	
FIGURE 3. POWER DIAGRAM OF SHUTDOWN MODE	
FIGURE 4. DIAGRAM OF DEEP SLEEP MODE	
FIGURE 5. POWER DIAGRAM OF STANDBY MODE	
FIGURE 6. POWER DIAGRAM OF SLEEP MODE	
FIGURE 7. POWER DIAGRAM OF SNOOZE MODE	
FIGURE 8. PIN ASSIGNMENTS	
FIGURE 21. RF BLOCK DIAGRAMFIGURE 22. POWER ON SEQUENCE OR RESUME FROM DEEP SLEEP	
FIGURE 23. TIMING SEQUENCE RESUME FROM STANDBY	
FIGURE 24. TIMING SEQUENCE RESUME FROM STANDBY  FIGURE 24. TIMING SEQUENCE OF RESET	
FIGURE 25. TIMING SEQUENCE OF RESET	20
FIGURE 26. PACKAGE INFORMATION	29
FIGURE 20. I ACKAGE INFORMATION	
FIGURE 25. TIMING SEQUENCE OF POWER OFF	
0/_	
*O <sub>A</sub>	
$\gamma_{k}$	
<b>%</b> ,	
Y	
4	
9/2	
90	
4/1	
6	
	7.
	1/2
	125
	9//
	7.0
	42



### 1. General Description

The Realtek RTL8735B (also named AmebaPro-II) is a highly integrated low-power 802.11a/b/g/n Wireless LAN (WLAN) and Bluetooth camera SoC. It combines ARM v8M MCUs (500MHz and 2.23 DMIPS/MHz), WLAN MAC, a 1T1R capable WLAN baseband, Bluetooth MAC, RF, audio codec, ISP and H264/H265 encoder in a single chip. It provides useful high speed connectivity interfaces, such as USB 2.0 host, USB 2.0 device, SD host and Ethernet interfaces. It also provides a bunch of configurable GPIOs which are configured as digital peripherals for different application and control usage.

series tion also c.

Conflidential for itiannacahoosa @omaii.com The AmebaPro-II series integrates internal memory for full Wi-Fi protocol functions. The embedded memory configuration also enables various application development.



### 2. Features

#### **MCU Features**

- Real-M500 (TM9) clock frequency up to 500MHz
- I-Cache 32KB/D-Cache 32KB
- eXecute In Place (XIP) on NOR flash
- Internal Memory
- Supports 768KB ROM
- Supports 512KB RAM
- Supports external flash interface
- Supports MCM embedded 64MB/128MB DDR2 Memory
- Supports MCM embedded 64MB/128MB DDR3L Memory

#### **ISP Features**

- Advanced temporal and spatial noise reduction(3DNR)
- Supports major brands of DOL-HDR or Staggered-HDR sensors
- Supports 12bit Bayer pattern input and 8bit YUY2 input from CMOS sensor
- Supports MIPI CSI-2 four data lane
- Supports Auto Banding, Auto Exposure, Auto White Balance
- Black level compensation and dead pixel cancellation
- Lens shading compensation
- Lens distortion correction
- High dynamic range fusion and tone mapping for HDR sensor input
- Advanced Contrast Adjustment and Sharpness Enhancement
- Programmable color matrix and gamma table

- Digital WDR
- Image enhancement(brightness, contrast, saturation, hue and sharpness)
- ISP tuning tool

#### **Graphic Processing**

- Digital resolution scaling up and down
- Multiple stream outputs and various formats: NV12, RGB888
- Each stream has individual OSD overlay
- Supports motion detection and private mask

#### Video Encoding

- Max 5-megapixel resolution for H.264/H.265 encoding
- H.264 Baseline/Main/High profiles, levels 4.1
- H.265 Main and Main Still profiles, levels
- JPEG/MJPEG Baseline and Max 5-megapixel resolution for JPEG encoding
- Multiple streams real-time H.265/H.264/JPEG encoding
- H265 2M@30fps + H265 1M@30fps
- CBR/VBR rate control

#### **Intelligent Engine**

- 0.384 TOPS
- 384 MAC
- Engine Precision: INT8/INT16



#### Wi-Fi Features

- $\blacksquare$  802.11 a/b/g/n compatible 1x1, 2.4GHz/5GHz
- 802.11e QoS Enhancement (WMM)
- Wi-Fi WEP, WPA, WPA2, WPA3, WPS. Open, shared key, and pair-wise key authentication services
- Supports low-power Tx/Rx for short-range application
- Supports Antenna diversity
- Frame aggregation for increased MAC efficiency (A-MSDU, A-MPDU)
- Low latency immediate High-Throughput Block Acknowledgement (HT-BA)
- Long NAV for media reservation with CF-Dija/ For Jua, End for NAV release
- Integrated Balun, PA/LNA

#### **Bluetooth Low Energy**

- Bluetooth Low Energy (BLE) 5.1
- Supports LE secure connections
- Supports LE scatternet
- Supports 1 Master/1 Slave

#### **Security**

- Supports secure boot
- Crypto engine: MD5, SHA-1, SHA2-224, SHA2-256, HMAC, AES
- ECDSA, ED25519
- **RSA**

#### **Peripheral Interfaces**

- Maximum 4 UART interface, baud rate up to 4MHz and all of them can be configurable as log UART
- Maximum 4 I2C interface, Max clock 400Kbps
- Maximum 2 SPI interface, Master clock up to 25Mbps/Slave clock up to 31.25Mbps
- Maximum 12 PWM interface with configurable duration and duty cycle from  $0 \sim 100\%$
- Maximum 8 ADC channel with 12-bit mode with maximum 31.5KHz
- Maximum 59 programmable GPIOs
- 2 GDMA and each with maximum 6 channels
- Maximum 4 Comparator channel
- Supports Watchdog Timer

#### **Clock Source**

40MHz crystal oscillator

## Package Type

- 10mm x 10mm x 1.5mm
- 3 pi. QFN128 pins



#### 3. **Block Diagram**

The AmebaPro-II diagram shown below provides a general application scenario. External devices can be connected with the various peripheral interfaces. The PMU and related blocks for low power application are also elaborated on this diagram.




Figure 1. Block Diagram of AmebaPro-II




### 3.1. Power Architecture

Figure 2 shows the AmebaPro-II power management control unit architecture.

The PMU provides the following functions:

- SWR 1.35V output from 3.3V for RF units
- LDO 1.8V output from 3.3V for SD interface
- Wakeup system detector to resume from low power state

### 3.1.1. AmebaPro-II Regulator Architecture




not support LDO Mode.

Note: The Internal SWR does not support LDO Mode.



#### **Shutdown Mode** 3.1.2.

CHIP EN de-asserts to shut down the whole chip, without external power cut components required. CHIP EN pull-high-triggers the system back to active mode.





### 3.1.3. Deep Sleep Mode

CHIP EN remains high. Users can invoke Deep Sleep API to enter deep sleep mode.

Specified interrupts can wake up the system.

- 1. Wake up ISR is high
- 2. PMC
- 3. Enable CPU
- 4. Reboot flow




Figure 4. Diagram of Deep Sleep Mode

Table 1. Deep Sleep Mode Wakeup Source

Available Wakeup Source	Related Pins	
AON Timer	N/A	
Wake pin	GPIOA0~GPIOA3	
RTC	N/A	92
Comparator	GPIOA0~GPIOA3	· 2.
		·
		n



### 3.1.4. Standby Mode

CHIP EN remains high. Users can invoke Standby API to enter standby mode.

Specified interrupts can wake up the system.

- 1. Wake up ISR is high
- 2. PMC
- 3. Enable CPU
- 4. Reboot flow




Figure 5. Power Diagram of Standby Mode

Table 2. Standby Mode Wakeup Source

Available Wakeup Source	Related Pins
AON Timer	N/A
Wake pin	GPIOA0~GPIOA3 and GPIOF0~GPIOF17
RTC	N/A
Comparator	GPIOA0~GPIOA3
UART0	GPIOA2~GPIOA3
WLAN	N/A
Timer Group0	N/A



### 3.1.5. Sleep Mode

CHIP EN remains high. Users can invoke Sleep API to enter sleep mode.

Specified interrupts can wake up the system.

- 1. Wake up ISR is high
- 2. PMC
- 3. Enable CPU
- 4. Execution of instructions continues




Figure 6. Power Diagram of Sleep Mode

Table 3. Sleep Mode Wakeup Source

Available Wakeup Source	Related Pins
AON Timer	N/A
Wake pin	GPIOA0~GPIOA3 and GPIOF0~GPIOF17
RTC	N/A
Comparator	GPIOA0~GPIOA3
UART0	GPIOA2~GPIOA3
WLAN	N/A
Timer Group0	N/A



### 3.1.6. Snooze Mode

CHIP EN remains high. Specified interrupts can wake up the system.

- 1. WLAN power on request
- 2. Receive particular beacon
- 3. Wake up ISR is high
- 4. PMC
- 5. Enable CPU
- 6. Execution of instructions continues or Reboot occurs




Figure 7. Power Diagram of Snooze Mode



### 4. Pin Assignments




Figure 8. Pin Assignments

### 4.1. Package Identification

XX in the model number in Figure 8 indicates the IC model (BM or DM). The version (A3, L3, A4, L4) is indicated in the VV location in GXXXVV. Green package is indicated by the 'G' in GXXXVV. For a full list of packages see section 9 Ordering Information, page 33.



### 5. Pin Descriptions

The signal type codes below are used in the following tables:

I: Input O: Output

PI: Power Input PO: Power Output

G: Ground

# 5.1. Power On Trap Pins

Table 4. Power On Trap Pins

Symbol	Type	Pin No.	Description
	7)x		Shared with GPIOA_5.
DOWNLOAD_EN	Ĭ	120	1: Flash download mode
	4	0	0: Normal operation mode
DECEDVED	т	110	Shared with GPIOA_4.
RESERVED	1	119	MUST keep low during power-on sequence.

## 5.2. Analog to Digital Converter

### Table 5. ADC Pins

Symbol	Type	Pin No.	Description
ADC0	т	43	Shared with GPIOF 0.
ADC0	I		AD converter input channel 0.
ADC1	Ī	106	Shared with GPIOF_1.
ADCI	1	106	AD converter input channel 1.
ADC2	Ţ	44	Shared with GPIOF_2.
ADC2	1	44	AD converter input channel 2.
ADC3	I	107	Shared with GPIOF_3.
ADC3			AD converter input channel 3.
ADC4	I	117	Shared with GPIOA_0.
ADC4			AD converter input channel 4.
ADC5	I	59	Shared with GPIOA_1.
ADC3			AD converter input channel 5.
ADC6	I	118	Shared with GPIOA_2.
ADC0		118	AD converter input channel 6.
ADC7	.07	60	Shared with GPIOA_3.
ADC/	1	00	AD converter input channel 7.



### 5.3. RF Pin

Table 6. RF Pins

Symbol	Symbol Type Pin No.		Description	
RFAFE_RFIO_A	IO	31	WL RF 5G signal.	
RFAFE_RFIN_A	I	32	WL RF 5G signal.	
RFAFE_RFIO_G	IO	100	WL RF 2.4G signal.	
RFAFE_RFIN_G	I	99	WL RF 2.4G signal.	

### 5.4. Power Pins

Table 7. Power Pins

Table 7. Power Pills							
Symbol	Type	Pin No.	Description				
DDR_VD09_SWR	PI	1	0.9V power for DDR.				
DDR_VD15/18	PI	2 3 73 74	1.8V/1.35V power for DDR.				
DDR_VD33	PI	4	3.3V power for DDR.				
GRPC_VDIO	PI	6	3.3V power for GPIOC.				
GRPC/S_VD09_SWR	PI	8	0.9V power for GPIOC/S.				
GRPS_VDIO	PI	10	3.3V/1.8V power (from PIN58) for GPIOS.				
GRPD_VDIO	PI	87	3.3V power for GPIOD.				
GRPD_VD09_SWR	PI	22	0.9V power for GPIOD.				
GRPE_VD09_SWR	PI	25	0.9V power for GPIOE.				
GRPE_VD09_LDO	PI	26	0.9V power for PON and WLON power.				
GRPE_VDIO	PI	27	3.3V power for GPIOE.				
RFAFE_VD33PAD_A RFAFE_VD33PA_A RFAFE_VD33PA_G RFAFE_VD33_SYN RFAFE_VA33_XTAL AUX_VA33 AUDIO_AVDD33_1	PI	30 97 34 35 101 103 105 122	3.3V power source for analog blocks.				
RFAFE_VD13_RF RFAFE_VD13_SYN RFAFE_VA13_AFE AUX_AVDD13	PI	38 39 41 42	1.35V power source for analog blocks.				
AUX_AVDD	PI	104	0.9V power source for analog blocks.				
GRPF_VDIO	PI	45 51	3.3V power for GPIOF.				
GRPF_VD09_SWR	PI	48	0.9V power for GPIOF.				
REGU_AVDD33	PI	55	3.3V power source for switching regulator blocks.				
REGU_LX_SPS_33V_SRC	PO	56	Switching regulator output, 1.35V±5%.				
REGU_VA135_FB	PI	57	Switching regulator feedback.				
REGU_LDO_WLON_OUTPUT	PO	116	Linear regulator output, 0.9V±5%.				
REGU_LDO_SDIO_OUTPUT	PO	58	Linear regulator output, 3.3V±5% or 1.8V±5%.				



Symbol	Type	Pin No.	Description
GRPA_VDIO	PI	61	3.3V power for GPIOA.
EPHY_LVLDO	PI	66	0.9V power for Ethernet PHY.
EPHY_HV	PI	125	3.3V power for Ethernet PHY.
GRPB_VD09_SWR	PI	128	0.9V power for GPIOB.
GRPB VDIO	PI	72	3.3V power for GPIOB.

### 5.5. Clock Pins

#### Table 8. Clock and Other Pins

Symbol	Type	Pin No.	Description
RFAFE_XI	I	102	Input of 40MHz Crystal Clock Reference.
RFAFE_XO	O 40		Output of 40MHz Crystal Clock Reference.
XTAL_XI_32	O.5.	59	Shared with GPIOA_1. Input of 32KHz Crystal Clock Reference.
XTAL_XO_32	0	117	Shared with GPIOA_0. Output of 32KHz Crystal Clock Reference.

### 5.6. Chip Enable Pin

### Table 9. Chip Enable Pin

Symbol	Type	Pin No.	Description
CHIP_EN	I	62	Whole chip enable control. When asserted, chip function is enabled; when de-asserted, whole chip is shutdown.

### 5.7. NOR/NAND Flash Interface

#### Table 10. Chip Enable Pin

Symbol	Type	Pin No.	Description
SPI_CLK	IO	75	NOR/NAND Flash CLK signal. Multiplexed with GPIOC_0.
SPI_DATA0	IO	76	NOR/NAND Flash DAT0 signal. Multiplexed with GPIOC_2.
SPI_CS	IO	78	NOR/NAND Flash CS signal. Multiplexed with GPIOC_5.
SPI_DAT1	IO	7	NOR/NAND Flash DAT1 signal. Multiplexed with GPIOC_4.
SPI_DAT2	IO	77	NOR/NAND Flash DAT2 signal. Multiplexed with GPIOC_3.
SPI_DAT3	IO	5	NOR/NAND Flash DAT3 signal. Multiplexed with GPIOC_1.



### 5.8. USB Transceiver Interface

### **Table 11. USB Transceiver Interface**

Symbol	Type	Pin No.	Description			
HCDD	IO	70	Shared with GPIOB_0.			
HSDP	Ю		High-Speed USB D+ signal.			
HSDM	IO	71	Shared with GPIOB_1.			
			High-Speed USB D- signal.			
RREF	P	69	Precision Resistor 12K ohm for Bandgap for USB interface.			

### 5.9. Audio Interface

#### Table 12. Audio Interface

Talletta Talletta Maria Maria						
Symbol	Type	Pin No.	Description			
AUDIO_AGND1	G	121	Ground signal for Audio block.			
AUDIO_AOUT_LP	O/	63	Speaker output positive signal.			
AUDIO_AVDD33_1	PI C	122	The input power source 3.3V for Audio block.			
AUDIO_AVDD33_0	PO	64	The output power source 2.8V for Audio block.			
AUDIO_VREF	PO	123	Capacitor for Codec bandgap reference.			
AUDIO_MICBIAS	PO	65	Microphone bias output.			
AUDIO_MIC1_P	I	124	MIC input positive signal.			

### 5.10. MIPI Interface

#### Table 13. MIPI Interface

Symbol	Type	Pin No.	Description			
MIPI_CKI_P	I	85	MIPI sensor differential clock positive input.			
MIPI_CKI_N	I	15	MIPI sensor differential clock negative input.			
MIPI_DATA0_P	I	83	MIPI sensor lane0 differential data positive input.			
MIPI_DATA0_N	I	13	MIPI sensor lane0 differential data negative input.			
MIPI_DATA1_P	I	84	MIPI sensor lane1 differential data positive input.			
MIPI_DATA1_N	I	14	MIPI sensor lane1 differential data negative input.			
MIPI_DATA2_P	I	86	MIPI sensor lane2 differential data positive input.			
MIPI_DATA2_N	I	16	MIPI sensor lane2 differential data negative input.			
MIPI_DATA3_P	I	17	MIPI sensor lane3 differential data positive input.			
MIPI_DATA3_N	I	18	MIPI sensor lane3 differential data negative input.			



### 5.11. SD Card Interface

**Table 14. SD Card Interface** 

Symbol	Type	Pin No.	Description		
SD_D0	IO	80	SD Data 0. Multiplexed with GPIOS_2.		
SD_D1	IO	9	SD Data 1. Multiplexed with GPIOS_1.		
SD_D2	IO	12	SD Data 2. Multiplexed with GPIOS_6.		
SD_D3	IO	82	SD Data 3. Multiplexed with GPIOS_5.		
SD_CMD	IO	81 SD Command. Multiplexed with GPIOS_3.			
SD_CLK	О	79	SD Bus clock. Multiplexed with GPIOS_0.		
SD_CD	I	11	SD Card Detection. Multiplexed with GPIOS_4.		

# 5.12. Digital IQ Pins

AmebaPro-II supports a maximum of 59 GPIO pins and all of them are configurable. Refer to Table 15 for detailed information and pin mux rules.

Table 15. GPIO Pins

		<del></del>	
Symbol	Type	Pin No.	Description
GPIOA_0	IO	117	
GPIOA_1	IO	59	K
GPIOA_2	IO	118	O
GPIOA_3	IO	60	<i>',</i>
GPIOA_4	IO	119	\( \text{\tin}\text{\ti}\}\text{\text{\text{\text{\text{\text{\text{\text{\tex{\tex
GPIOA_5	IO	120	9/h.
GPIOB_0	IO	70	GPIO pin. The MUX function can be referred to in section 5.12.1 GPIO Pin Functions, page 18.
GPIOB_1	IO	71	
GPIOD_0	IO	83	<sup>7</sup> C <sub>2</sub>
GPIOD_1	IO	13	9/1
GPIOD_2	IO	84	0
GPIOD_3	IO	14	CDIO di TI MIN Continuo D
GPIOD_4	IO	85	GPIO pin. The MUX function can be referred to in section 5.12.1 GPIO Pin Functions, page 18.
GPIOD_5	IO	15	of 10 1 m 1 unctions, page 10.
GPIOD_6	IO	86	96
GPIOD_7	IO	16	GPIO pin. The MUX function can be referred to in section 5.12.1 GPIO Pin Functions, page 18.
GPIOD_8	IO	17	'9//
GPIOD_9	IO	18	<b>7</b> .0
GPIOD_10	IO	20	Ċ.
GPIOD_11	IO	19	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
GPIOD_12	IO	21	
GPIOD_13	IO	88	
GPIOD_14	IO	89	
GPIOD_15	IO	23	
GPIOD_16	IO	90	

A me ba Pro-II Highly integrated, Ultra-low-power

IEEE 802.11a/b/g/n Compatible

1T1R WLAN + Bluetooth Camera SoC



Symbol	Type	Pin No.	Description
GPIOD_17	IO	24	
GPIOD_18	IO	91	
GPIOE_0	IO	92	
GPIOE_1	IO	93	
GPIOE_2	IO	94	
GPIOE_3	IO	28	
GPIOE_4	IO	95	
GPIOE_5	IO	29	
GPIOE_6	IO	96	
GPIOF_0	IO	43	
GPIOF_1	IO	106	
GPIOF_2	IO	44	
GPIOF_3	IO	107	
GPIOF_4	IO	108	
GPIOF_5	Ю	46	
GPIOF_6	IO	109	
GPIOF_7	IO	47	
GPIOF_8	IO	110	
GPIOF_9	IO	111	
GPIOF_10	IO	49	C.
GPIOF_11	IO	112	O.
GPIOF_12	IO	50	
GPIOF_13	IO	113	10-
GPIOF_14	IO	114	190
GPIOF_15	IO	52	1/p
GPIOF_16	IO	53	73
GPIOF_17	IO	54	90
GPIOS_0	IO	79	Torjuanmacano64@9m
GPIOS_1	IO	9	
GPIOS_2	IO	80	96
GPIOS_3	IO	81	VZ_
GPIOS_4	IO	11	
GPIOS_5	IO	82	
GPIOS_6	IO	12	

Note: Default states of all pins are High-impedance; Unused pins should be kept floating.



### 5.12.1. GPIO Pin Functions

Table 16. GPIO Pin Function Table-1

Pin Name	Comparator/ADC	Flash	ISP-I2C	ISP Control	MIPI	I2C
GPIOA 0	Comparator/ADC4	-	-	-	-	I2C0 SCL
GPIOA 1	Comparator/ADC5	-	-	-	-	I2C0 SDA
GPIOA 2	Comparator/ADC6	-	-	-	-	-
GPIOA 3	Comparator/ADC7	-	-	-	-	-
GPIOA 4	-	-	-	-	-	-
GPIOA 5	-	-	-	-	-	-
GPIOB_0	<u> </u>	-	-	-	-	I2C0_SCL
GPIOB_1	7/x -	-	-	-	-	I2C0_SDA
GPIOC_0	0/-	SPI_CLK	-	-	-	-
GPIOC_1	$\tau_{\sim}$	SPI_DAT3	-	-	-	-
GPIOC_2		SPI_DAT0	-	-	-	-
GPIOC_3	- 0	SPI_DAT2	-	-	-	-
GPIOC_4	- 1/5	SPI_DAT1	-	-	-	-
GPIOC_5	- ′	SPI_CS	-	-	-	-
GPIOD_0	-		-	-	MIPI_DATA0_P	-
GPIOD_1	-		-	-	MIPI_DATA0_N	-
GPIOD_2	-	.0/	-	-	MIPI_DATA1_P	-
GPIOD_3	•	-		ı	MIPI_DATA1_N	-
GPIOD_4	-	-	/r	-	MIPI_CKI_P	-
GPIOD_5	-	-	//-	-	MIPI_CKI_N	-
GPIOD_6	-	-	3.	-	MIPI_DATA2_P	-
GPIOD_7	-	-	-70	-	MIPI_DATA2_N	-
GPIOD_8	-	-	-	<u>-</u>	MIPI_DATA3_P	-
GPIOD_9	-	-		9 -	MIPI_DATA3_N	-
GPIOD_10	-	-	I2C3_SDA	( <del>)</del>	-	-
GPIOD_11	-	-	-	SSOR PDN	-	-
GPIOD_12	-	-	I2C3_SCL	- 00	-	-
GPIOD_13	-	-	-	SSOR_SYSCLK	7 -	-
GPIOD_14	-	-	-	-	<u>-</u>	-
GPIOD_15	-	-	-	-	-	-
GPIOD_16	-	-	-	-	9/2	-
GPIOD_17	-	-	-	-	<del>'</del> -⁄a.	-
GPIOD_18	-	-	-	-	- 4//	-
GPIOE_0	-	-	-	SSOR_RST	- '+ (	-
GPIOE_1	-	-	-	-	-	U <sub>2</sub> -
GPIOE_2	-	-	-	-	-	'7
GPIOE_3	-	-	-	-	-	I2C2_SCL
GPIOE_4	-	-	-	-	-	I2C2_SDA
GPIOE_5	-	-	-	-	-	I2C2_SCL
GPIOE_6	-	-	-	-	-	I2C2_SDA



Pin Name	Comparator/ADC	Flash	ISP-I2C	ISP Control	MIPI	I2C
GPIOF_0	ADC0	-	-	-	-	-
GPIOF_1	ADC1	-	-	-	-	I2C1_SCL
GPIOF_2	ADC2	-	-	-	-	I2C1_SDA
GPIOF_3	ADC3	-	-	-	-	-
GPIOF_4	-	-	-	-	-	-
GPIOF_5	-	-	-	-	-	-
GPIOF_6	-	-	-	-	-	-
GPIOF_7	-	-	-	-	-	-
GPIOF_8	-	-	-	-	-	-
GPIOF_9	9, -	-	-	-	-	-
GPIOF_10	1/2 -	-	-	-	-	-
GPIOF_11	. CX -	-	-	-	-	-
GPIOF 12		-	-	-	-	-
GPIOF 13		-	-	-	-	-
GPIOF 14	- 70~	-	-	-	-	-
GPIOF 15	- 1//	-	-	-	-	-
GPIOF 16	_	0 -	-	-	-	-
GPIOF 17	-	· // -	-	-	-	-
GPIOS 0	-	175	-	-	-	-
GPIOS 1	-	-9/,	-	-	-	-
GPIOS 2	-	- 7	-	-	-	-
GPIOS_3	-	-	/ ,·-	-	-	-
GPIOS_4	-	-	16	-	-	-
GPIOS_5	-	-	9	-	-	-
GPIOS_6	-	-	- 1/5	-	-	-
				Pacallo6	(Omaii	Con
						1)



Table 17. GPIO Pin Function Table-2

Pin Name	DMIC	SGPIO	PWM	LED	SD Card	RFE CTRL
GPIOA 0						_
GPIOA_0  GPIOA 1	-	-	-	-	-	-
GPIOA_1  GPIOA 2		-	-	-	-	-
	-	-	-	-	-	-
GPIOA_4	-	-	-	-	-	-
GPIOA_4	-	-	-	-	-	-
GPIOA_5	-	-	-	-	-	-
GPIOB_0	-	-	-	-	-	-
GPIOB_1	-	-	-	-	-	-
GPIOC_0 GPIOC_1	-	-	-	-	-	-
GPIOC_1  GPIOC 2	-	-	-	-	-	-
	-	-	-	-	-	-
GPIOC_3	-	-	-	-	-	-
GPIOC_4	0,	-	-	-	-	-
GPIOC_5	7/5	-	-	-	-	-
GPIOD_0		-	-	-	-	-
GPIOD_1	- 90	-	-	-	-	-
GPIOD_2	-	<del>), -</del>	-	-	-	-
GPIOD_3	-	<b>'</b> \2	-	-	-	-
GPIOD_4	-	77 8	-	-	-	-
GPIOD_5	-	- '0	-	-	-	-
GPIOD_6	-	- /	-	-	-	-
GPIOD_7	-	-	7(-)	-	-	-
GPIOD_8	-	-	-0/	-	-	-
GPIOD_9	-	-	-	<del>كر</del> -	-	-
GPIOD_10	-	-	-	<u> </u>	-	-
GPIOD_11	-	-	-	YO.	-	-
GPIOD_12	-	-	-	- 0	-	-
GPIOD_13	-	-	-	-	<u> </u>	-
GPIOD_14	DMIC_CLK	-	-	WIFI_LED	6	-
GPIOD_15	-	-	-	-	-7	-
GPIOD_16	DMIC_CLK	-	-	-	-` (Q	<u>-</u>
GPIOD_17	-	-	-	-	-	RFE_CTRL_4
GPIOD_18	DMIC_DATA	-	-	-	- '	RFE_CTRL_5
GPIOE_0	-	-	-	WIFI_LED	-	RFE_CTRL_3
GPIOE_1	-	-	-	-	-	-1//
GPIOE_2	-	-	-	-	-	- 'C
GPIOE_3	-	-	-	-	-	RFE_CTRL_4
GPIOE_4	-	-	-	-	-	RFE_CTRL_5
GPIOE_5	-	-	-	-	-	-
GPIOE_6	-	-	1	ı	-	-
GPIOF_0	-	-	-	-	-	-
GPIOF_1	1	-	-	-	-	RFE_CTRL_0



Pin Name	DMIC	SGPIO	PWM	LED	SD Card	RFE_CTRL
GPIOF_2	-	-	-	-	-	RFE_CTRL_1
GPIOF_3	-	1	-	-	ı	RFE_CTRL_2
GPIOF_4	-	1	-	-	ı	-
GPIOF_5	-	1	-	-	ı	-
GPIOF_6	-	1	PWM0	-	ı	-
GPIOF_7	-	1	PWM1	-	ı	-
GPIOF_8	-	1	PWM2	-	1	-
GPIOF_9	-	SGPIO_RX	PWM3	-	-	-
GPIOF_10	-	-	PWM4	-	-	-
GPIOF_11	-	-	PWM5	-	-	-
GPIOF_12	-	-	PWM6	-	-	-
GPIOF 13	-	-	PWM7	-	-	-
GPIOF_14	<u> </u>	SGPIO_RX	PWM8	-	-	-
GPIOF_15	-0	SGPIO_TX	PWM9	-	-	-
GPIOF_16	Dr.	-	PWM10	-	-	-
GPIOF_17	-/0/	-	PWM11	-	-	-
GPIOS_0	- 40	-	-	-	SD_CLK	-
GPIOS_1	-	Э×	PWM8	-	SD_D1	-
GPIOS_2	-	1/2.	-	-	SD_D0	-
GPIOS_3	-	4/2	-	-	SD_CMD	-
GPIOS_4	-	-6	PWM9	-	SD_CD	-
GPIOS_5	-	- 7	PWM10	-	SD_D3	-
GPIOS_6	-	-	PWM11	-	SD_D2	-

Table 18. GPIO Pin Function Table-3

Table 10. GFIO FIIT uncubit Table-5									
Pin Name	I2S	SPI Master	SPI Slave	UART	BT Coexist				
GPIOA_0	-	-	- 'C <sub>2</sub>	-	-				
GPIOA_1	-	-	- 9	// -	-				
GPIOA_2	-	-	-	UART0_OUT	-				
GPIOA_3	-	-	-	UART0_IN	-				
GPIOA_4	-	-	-	X-	-				
GPIOA_5	-	-	-	(8)	-				
GPIOB_0	-	-	-	- 192	-				
GPIOB_1	-	-	-	- 7	-				
GPIOC_0	-	-	-	-	7// -				
GPIOC_1	-	-	-	-	· O -				
GPIOC_2	-	-	-	-	C <sub>C</sub>				
GPIOC_3	-	-	-	-	7				
GPIOC_4	-	-	-	-	-				
GPIOC_5	-	-	-	-	-				
GPIOD_0	-	-	-	-	-				
GPIOD_1	-	-	-	-	-				
GPIOD_2	-	-	-	-	-				



Pin Name	I2S	SPI Master	SPI Slave	UART	BT Coexist
GPIOD_3	-	-	-	-	-
GPIOD_4	-	-	-	-	-
GPIOD 5	-	-	-	-	-
GPIOD 6	-	-	-	-	-
GPIOD 7	-	-	-	-	-
GPIOD 8	-	-	-	-	-
GPIOD 9	-	-	-	-	-
GPIOD 10	-	-	-	-	-
GPIOD 11	-	-	-	-	-
GPIOD 12	-	-	-	-	-
GPIOD 13	× -	-	-	-	-
GPIOD 14	12S1 CLK	-	-	-	BT PRI
GPIOD 15	I2S1 SD TX0	-	-	UART2 OUT	BT STA
GPIOD 16	I2S1_MCK	-	-	UART2 IN	BT CK
GPIOD 17	I2S1 WS	-	-	UART2 CTS	WL ACT
GPIOD 18	I2S1 SD RX	-	-	UART2 RTS	BTCMD IRQ
GPIOE 0	0	0 -	-	UART2 OUT	-
GPIOE 1	-	SPI 0 SCL	SPI 2 SCL	UART3 OUT	-
GPIOE 2	-	SPI 0 MISO	SPI 2 MISO	UART3 IN	-
GPIOE 3	-	SPI 0 MOSI	SPI 2 MOSI	UART3 RTS	-
GPIOE 4	-	SPI 0 CS0	SPI 2 CS	UART3 CTS	-
GPIOE_5	-	SPI_0_CS1	-	-	-
GPIOE_6	-	SPI_0_CS2	(/	-	-
GPIOF_0	-	-	'Q' -	-	-
GPIOF_1	-	-	1/2	UART1_CTS	-
GPIOF_2	-	-	-25	UART1_RTS	-
GPIOF_3	-	-	- 90	UART1_IN	-
GPIOF_4	-	-	- 0	UART1_OUT	-
GPIOF_5	-	SPI_1_MISO	SPI_3_MISO	<u>_</u>	-
GPIOF_6	-	SPI_1_SCL	SPI_3_SCL	5	-
GPIOF_7	-	SPI_1_MOSI	SPI_3_MOSI	Z-	-
GPIOF_8	-	SPI_1_CS0	SPI_3_CS	(0)	-
GPIOF_9	-	SPI_1_CS1	-	0.	-
GPIOF_10	-	SPI_1_CS2	-	- 97	
GPIOF_11	I2S0_MCK	-	-	-	9,., -
GPIOF_12	I2S0_SD_RX	-	-	UART1_IN	·//
GPIOF_13	I2S0_CLK	-	-	UART1_OUT	
GPIOF_14	I2S0_SD_TX0	-	-	-	1
GPIOF_15	I2S0_WS		-	-	- /
GPIOF_16	-	SPI_1_CS3	-	-	-
GPIOF_17	-	-	-	-	-
GPIOS_0	-	-	-	-	-
GPIOS_1	-	-	-	-	-



Pin Name	I2S	SPI Master	SPI Slave	UART	BT Coexist
GPIOS_2	-	-	-	-	-
GPIOS_3	-	-	-	-	-
GPIOS_4	-	-	-	-	-
GPIOS_5	-	-	-	-	-
GPIOS 6	-	-	-	-	-

Realtex Confidential for juannnacahoo Regonail.com



#### **6. RF Characteristics**

AmebaPro-II includes integrated WLAN RF transceiver architecture and operates in 2.4GHz/5GHz WLAN and Bluetooth systems.

#### *6.1.* RF Block Diagram

This section describes the AmebaPro-II RF block diagram. AmebaPro-II includes a Wi-Fi/BT subsystem that integrates a Wi-Fi/BT modem sharing a front-end RF (ADC, TRSW, LPF, PA, LNA, etc.), and this chip is compatible with IEEE 802.11a/b/g/n protocol.




Figure 9. RF Block Diagram



#### Wi-Fi Radio Characteristics 6.2.

Please refer to WLAN RF DVT report.

### 6.3. Bluetooth Radio Characteristic

Values in Table 19 and Table 20 are typical values, and the reference point is the antenna port including front-end loss. These values may change slightly depending on different RF front-end designs or PCB designs. Both the transmitter specifications and the receiver specifications follow Bluetooth SIG specifications.

#### **BT RF Transmitter Specifications** 6.3.1.

Table 19. Bluetooth Transmitter Performance Table-BLE

	o. Bidotootii iranoniittoi				
Parameter	Description	Min	Тур.	Max	Units
Frequency Range	-	2402	1	2480	MHz
Tx Output Power	-	6	8	10	dBm
	$F = F0 \pm 1MHz$	1	-50	ı	dB
A discount Channel Transmit Dayson	$F = F0 \pm 2MHz$	1	-50	-	dB
Adjacent Channel Transmit Power	$F = F0 \pm 3MHz$	1	-50	ı	dB
	$F = F0 \pm > 3MHz$	-	-50	2480	dB
$\Delta$ flavg	· O /	ı	250	ı	kHz
Δ f2max	-/5	ı	220	ı	kHz
$\Delta$ f2avg/ $\Delta$ f1avg	-0,	ı	0.9	ı	-
ICFT	- //	1	0	ı	KHz
Drift Rate	- %	-	10	-	kHz/50μs
Initial Drift Rate	- 9/	-	0	-	kHz

Note: The above Tx performance values are based on 25 degree, 3.3V, 50ohm @LAB environment & Realtek EVB.

#### 6.3.2. **BT RF Receiver Specifications**

Table 20. Bluetooth Receiver Performance Table-BLE

Parameter	Description	Min	Тур.	Max	Units
Frequency Range	-	2402	X	2480	MHz
Rx Sensitivity @30.8% PER	Without spur channel	-	-90	-	dBm
Maximum Received Signal @30.8% PER	-	-10	-(0)	-	dBm
	-	-	5	<b>2</b> -	dB
	F = F0 + 1MHz	-	-7	, (A),	dB
Co-Channel C/I	F = F0 - 1MHz	-	-7		dB
Adjacent Channel Selectivity C/I	F = F0 + 2MHz	-	-40	-	dB
	F = F0 - 2MHz	-	-25	-	dB
	F = F0 + 3MHz	-	-50	-	dB
	F = F0 - 3MHz	-	-25	-	dB
O CD . 1D1 . 1: D . C	30MHz ~ 2000MHz	-30	-		dBm
Out-of-Band Blocking Performance	2000MHz ~ 2400MHz	-35	-	-	dBm
	2500MHz ~ 3000MHz	-35	-	-	dBm
nebaPro-II Highly integrated, Ultra-low-po	ower 25				prelimin

AmebaPro-II Highly integrated, Ultra-low-power IEEE 802.11a/b/g/n Compatible



Parameter	Description	Min	Тур.	Max	Units
	3000MHz ~ 12.5 GHz	-30	-	-	dBm
Intermodulation			-36		dBm

Note: The above Rx performance values are based on 25 degree, 3.3V, 50ohm @LAB environment & Realtek EVB.

### 7. Electrical Characteristics

### 7.1. Temperature Limit Ratings

**Table 21. Temperature Limit Ratings** 

Parameter	Min	Max	Units
Storage Temperature	-55	+150	°C
Ambient Operating Temperature	-20	+85	°C
Junction Temperature	-40	+125	°C

# 7.2. Temperature Characteristics

Table 22. Thermal Properties

PCB (layer)	Tambient(°C)	θ <sub>JA</sub> (°C/W)	<b>Ψ</b> <sub>ЈТ</sub> (°С/W)	<b>Ψ</b> <sub>ЈВ</sub> (°С/W)	θ <sub>JC</sub> (°C/W)	θ <sub>ЈВ</sub> (°С/W)
4 (JEDEC 2s2P)	70	23.38	0.68	9.59	10.13	9.63

### 7.3. Power Supply DC Characteristics

Table 23. Power Supply DC Characteristics

		-			
Parameter	Symbol	Min	Тур.	Max	Units
DC Supply Voltage for 3.3V Power Rail	1	3.135	3.3	3.465	V
DC Supply Voltage for 0.9V Power Rail	-	0.855	0.9	0.945	V
DC Supply Voltage for GPIO/Embedded Flash	-	3.135	3.3	3.465	V
DC Supply Voltage for DDR2	-	1.71	1.8	1.89	V
DC Supply Voltage for DDR3L	ı	1.2825	1.35	1.4175	V

### 7.4. Digital IO Pin DC Characteristics

Table 24. Typical Digital IO DC Parameters

Symbol	Parameter	Conditions	Min	Тур.	Max	Units
$V_{ m IH}$	Input-High Voltage	LVTTL	2.0	1		V
$ m V_{IL}$	Input-Low Voltage	LVTTL	-	-	0.8	V
$V_{OH}$	Output-High Voltage	LVTTL	2.4	-	-	V
$V_{OL}$	Output-Low Voltage	LVTTL	-	-	0.4	V
$V_{T^+}$	Schmitt-trigger High Level	-	-	-	2.1	V
$V_{T-}$	Schmitt-trigger Low Level	-	0.7	-	-	V
$I_{IL}$	Input-Leakage Current	VIN=3.3V or 0	-10	±1	10	μΑ
-	Driving for Normal Pins	-	4	-	16	mA

AmebaPro-II Highly integrated, Ultra-low-power

IEEE 802.11a/b/g/n Compatible

1T1R WLAN + Bluetooth Camera SoC



Symbol	Parameter	Conditions	Min	Тур.	Max	Units
-	Loading for Normal Pins	-	1	15	-	pF
-	Pull Resistance for Normal Pins	3.3V	-	75	-	ΚΩ

Note: The pull resistance values are typical values checked in the manufacturing process and are not tested.

### Power State and Power Sequence

#### Power On or Resuming from Deep Sleep Sequence 7.5.1.




Figure 10. Power On Sequence or Resume from Deep Sleep

Table 25. Timing Specification for Power On Sequence

Symbol	Parameter	Min	Тур.	Max	Units
$T_{PRDY}$	VD33x Ready Time	0.6	(C	5	ms
$T_{\mathrm{CLK}}$	Internal ring clock stable time after VD33 ready	1		-	ms
$T_{core}$	Core Power Ready Time	-	1.5	Y/2 -	ms
$T_{boot}$	CPU Boot Time	200	-	<b>1</b> 2.	ms



### 7.5.2. Resume from Standby Mode Sequence




Figure 11. Timing Sequence Resume from Standby

Table 26. Timing Specification for Resume from Standby Mode Sequence

Symbol	Parameter	0,	Min	Тур.	Max	Units
$T_{boot}$	CPU Boot Time	11	200	-	-	ms

### 7.5.3. Reset Sequence




Figure 12. Timing Sequence of Reset



Table 27. T	iming Specific	cation for Res	et Seauence
-------------	----------------	----------------	-------------

Symbol	Parameter	Min	Тур.	Max	Units
$V_{RST}$	Shutdown occurs after CHIP_EN lower than this voltage	1	0.8	ı	V
$T_{RST}$	The require time that CHIP_EN lower than V <sub>RST</sub>	1	-	ı	ms
$V_{RDY}$	Enable PMC after CHIP_EN higher than this voltage	2	-	-	V
$T_{CLK}$	Internal ring clock stable time after 3.3V ready	1	-	ı	ms
$T_{core}$	Core Power Ready Time	-	1.5	-	ms
$T_{boot}$	CPU Boot Time	200	-	-	ms




Figure 13. Timing Sequence of Power Off


Table 28. Timing Specification for Power Off Sequence

Symbol	Parameter	Min	Тур.	Max	Units
$V_{RST}$	Shutdown occurs after CHIP_EN is lower than this voltage	(Ç)	0.8	-	V
$V_{PD}$	The required voltage of CHIP_EN/VDD33x/VDD_IO for power down state	0	0	0.08	V
$T_{PD}$	The required time that CHIP_EN/VDD33x/VDD_IO is lower than V <sub>PD</sub>	1	Ş	-	ms



### 8. Mechanical Dimensions

### 8.1. Package Specification








Figure 14. Package Information

Note: For detailed pin assignments, please refer to section 4 Pin Assignments.



### 8.2. Mechanical Dimensions Notes

**Table 29. Mechanical Dimensions Notes** 

C 1 1		Dimension in mm	
Symbol	Min	Nom.	Max
A	-	-	1.500
$A_1$	0.000	-	0.050
$A_2$	-	1.250	1.300
A <sub>3</sub>		0.152 REF.	
b	0.180	0.220	0.300
D		10 BSC	
$D_2$	6.330	6.430	6.530
_ D <sub>3</sub>	4.250	4.350	4.450
E		10 BSC	
E <sub>2</sub>	6.560	6.660	6.760
E <sub>3</sub>	4.250	4.350	4.450
L	0.200	0.300	0.400
eT	20	0.500 BSC	
eR	CV.	0.500 BSC	
R	0.090	-	-
		F FORM AND POSITI	ON
aaa		0.150	
bbb	9	0.100	
ссс		0.100	
ddd		0.050	
eee		0.000	
fff		0.100	
	SION: MILLIME NT: JEDEC MO	ETER (mm). -220.	100 Q Q J
			* (Q)

#### Notes:

- 1. CONTROLLING DIMENSION: MILLIMETER (mm).
- 2. REFERENCE DOCUMENT: JEDEC MO-220.



#### 9. **Ordering Information**

**Table 30. Ordering Information** 

	Table 30. Ordering I	mormation	
	Part Number	Package	
	RTL8735BDM-VA3-CG	QFN128	
	RTL8735BM-VA3-CG	QFN128	
	RTL8735BDM-VL3-CG	QFN128	
	RTL8735BM-VL3-CG	QFN128	
	RTL8735BDM-VA4-CG	QFN128	
70	RTL8735BM-VA4-CG	QFN128	
8	RTL8735BDM-VL4-CG	QFN128	
4//	RTL8735BM-VL4-CG	QFN128	
	Tidential to final	QFN128 QFN128 QFN128 QFN128 QFN128 QFN128	
		Anail.C	

### Realtek Semiconductor Corp.

Headquarters

No. 2, Innovation Road II, Hsinchu Science Park,

Hsinchu 300, Taiwan, R.O.C.

Tel: 886-3-5780211 Fax: 886-3-5776047

www.realtek.com