

Getting Started With the bq76925

John M Ross

PWR BMS HCE

ABSTRACT

The bq76925 is combined with a microcontroller to build a complete battery management system. Key aspects of the system include the microcontroller, filtering and protection, communications, measurement, and power management. Important considerations are discussed that will aid in the design of the hardware and firmware of the battery management system.

Contents

1	System Overview	2
1.1	MCU Requirements.....	2
2	External Filtering and Protection.....	3
2.1	Input Filters	3
2.2	Output Filters	4
3	Communications System	4
3.1	Addressing.....	5
3.2	CRC Generation	5
4	Measurement System	5
4.1	Correction Factor Concept.....	6
4.2	Reference Voltage	6
4.3	Voltage Measurement	7
4.4	Current Measurement	8
4.5	Temperature Measurement.....	8
5	Power Management	9
6	Low Dropout (LDO) Regulator	9
7	Balancing and Open Cell Detection.....	10
8	References	10

List of Figures

1	Example Battery Management System Using the bq76925	2
2	Filtering a Noisy Input Signal.....	4
3	I ² C Write Transaction.....	4
4	I ² C Read Transaction.....	4
5	Ratiometric Temperature Measurement	9
6	V3P3 Load Filter.....	10

List of Tables

1	Combined Addresses for all Named bq76925 Registers	5
2	Assembled Integer Gain Correction Factors	6
3	Assembled Integer Offset Correction Factors.....	6

1 System Overview

Figure 1 presents the major features of a typical battery management system (BMS) built around the bq76925 analog front end (AFE). The bq76925 provides 3 analog outputs that allow a microcontroller to easily monitor cell voltage, current, and temperature. Cell voltages are level-shifted, scaled, and multiplexed to the VCOU pin. Cell current is monitored through a sense resistor placed in series with the cell stack. The voltage across the sense resistor is amplified and driven to the VIOU pin. The VTB pin supplies a switched bias to stimulate a thermistor network for temperature measurement.

A microcontroller (MCU) with an analog-to-digital converter (ADC) is required to complete the measurement system. The MCU accesses registers in the AFE through an I²C interface to control the AFE functions and state. The AFE supplies a low-drift reference for accurate A/D conversions. Calibration constants (also called correction factors) stored in the AFE ROM are read by the MCU and applied to the ADC results to achieve high measurement accuracy.

The bq76925 supplies a 3.3-V regulated output for powering the MCU. The AFE also includes integrated cell balancing FETs that are under MCU control. Finally, the AFE's on-board comparator signals an overcurrent condition to the MCU for fast fault response.

In a typical application, the BMS monitors the battery cell parameters to ensure they are within safe operating limits. If a fault is detected, action is taken such as opening a switch or blowing a fuse to interrupt the current path. The BMS may also track and report the battery state of charge (SOC).




Figure 1. Example Battery Management System Using the bq76925

1.1 MCU Requirements

Minimum MCU requirements depend on the required functionality of the BMS as well as the particular features and capabilities of the selected core architecture and MCU family. In this context, some general recommendations are given.

Devices that meet and exceed the following recommendations can be found in TI's MSP430 MCU products. One example is the MSP430G2132 from the MSP430 value line.

1.1.1 Analog-to-Digital Conversion

For most applications a 10-bit ADC will be adequate. A minimum of 3 input channels are needed to measure cell voltage, current, and temperature. For improved accuracy, a fourth input channel can be used to calibrate the ADC during manufacturing of the BMS.

An external reference input that allows the bq76925 to supply the ADC reference voltage may also help to improve measurement accuracy. The data sheet specification of the bq76925's voltage reference should be compared against the MCU's internal reference voltage specification to determine if using the AFE reference would be advantageous.

1.1.2 Communications

The MCU must provide standard-mode I²C master transmit and receive functionality. This may be satisfied using either a dedicated hardware peripheral or a software (that is, bit-banged) implementation, and must be capable of supporting single-byte read and write. Multi-master, repeated start and clock stretching support are not required if the bq76925 is the only device on the bus.

1.1.3 Flash Memory

Minimum requirements for code space will obviously depend on the level and complexity of functionality implemented in the firmware. Efficiency of the code size depends on additional factors including processor core architecture, compiler, coding language, and coding style.

As a point of reference, example code implementing basic communication, measurement, and fault detection functions (including correction factor calculations) has been developed in C to run on an MSP430 16-bit RISC MCU using less than 2 kB of flash memory.

1.1.4 Other Features

General-purpose IO's can be used to control current interrupting switches (for example power FETs) or otherwise communicate fault information outside of the MCU (for example, to an attached appliance or charger). Additionally, they may be used to control LEDs to indicate battery SOC.

A timer peripheral is useful for scheduling events and timing faults. A watchdog timer is important for fail-safe operation.

2 External Filtering and Protection

Figure 1 shows a number of external filtering components. These components are important for various reasons such as transient protection, current limiting, and stability as discussed in the following sections. Recommended component values can be found in the data sheet.

2.1 Input Filters

TI recommends input filters for the supply (BAT), cell voltage (VC0 – VC6), and current sensing inputs (SENSEN, SENSEP). A key function of these filters is to protect the bq76925 from large transients caused by switching of the battery load. For example, in applications where the battery is used to drive a motor, motor switching can induce peak voltages more than twice the battery's DC voltage. In these cases, the absolute maximum ratings of the AFE must not be exceeded.

Load switching can also cause the battery voltage to drop well below its DC level, close to 0 in some applications. A second function of the filter on the BAT pin is to avoid an unintentional reset of the AFE by keeping the BAT voltage from falling below the shutdown level when the battery voltage suddenly drops. As shown in **Figure 1**, a blocking diode can be added in series with the input filter on BAT to further ensure that the BAT pin does not drop with the battery voltage.

Take care when using a blocking diode so that repeated peak transients do not eventually pump up the filter capacitor beyond the AFE's voltage ratings. If this situation can occur, a clamp may be added in parallel with the filter capacitor.

A second function of the input filter resistance on VC0 – VC6 is to set and/or limit the balancing current. The internal balancing FET resistance is typically less than 10 Ω , so additional external resistance is required to keep the balancing current below the maximum allowed in the data sheet.

2.2 Output Filters

For stability, output capacitors are required on V3P3, VREF, VCO_{UT}, and VIO_{UT} (see data sheet for recommended values). These capacitors also function as bypass capacitors in response to MCU internal switching and A/D conversion operations.

Additional filtering on VCO_{UT} and VIO_{UT} (see R_{F1} , C_{F1} and R_{F2} , C_{F2} in Figure 1) may be desired to smooth out noisy signals prior to A/D conversion. Figure 2 shows this concept. The final output response is a combination of the input filtering, AFE response and output filtering. Note that filtering introduces a time delay that must be considered when computing overall system response time.




Figure 2. Filtering a Noisy Input Signal

3 Communications System

The bq76925 is controlled through a standard-mode I²C interface. All control is accomplished by reading and writing the AFE registers. The AFE register space spans 32 addresses. The device slave address and register address are combined, so that each register occupies one slave address on the I²C bus. Therefore, the bq76925 register space appears as 32 logical devices on the bus.

Figure 3 and Figure 4 show a write and read transaction. The byte labeled Address refers to the combined address, which is further described in the following section.




Figure 3. I²C Write Transaction




Figure 4. I²C Read Transaction

3.1 Addressing

The combined slave and register address is calculated from the bq76925 group address and the register absolute address. The 4-bit group address is set to a fixed value of 0x4. The 5-bit register addresses are numbered from 0x00 – 0x1F. The 7-bit combined address is calculated by shifting the group address left by 3 and adding the register address. [Table 1](#) shows the combined address for all named bq76925 registers.

Table 1. Combined Addresses for all Named bq76925 Registers

Register Address	Register Name	Combined Address
0x00	STATUS	0x20
0x01	CELL_CTL	0x21
0x02	BAL_CTL	0x22
0x03	CONFIG_1	0x23
0x04	CONFIG_2	0x24
0x05	POWER_CTL	0x25
0x07	CHIP_ID	0x27
0x10	VREF_CAL	0x30
0x11	VC1_CAL	0x31
0x12	VC2_CAL	0x32
0x13	VC3_CAL	0x33
0x14	VC4_CAL	0x34
0x15	VC5_CAL	0x35
0x16	VC6_CAL	0x36
0x17	VC_CAL_EXT_1	0x37
0x18	VC_CAL_EXT_2	0x38
0x1B	VREF_CAL_EXT	0x3B

3.2 CRC Generation

As shown in [Figure 3](#) and [Figure 4](#), an optional CRC byte may accompany each transaction. The host can request a CRC on a read transaction at any time simply by reading one additional byte following the data byte. To enable CRC checking on write, the CRC_ENA bit in the CONFIG_2 register must be set. When this bit is set, the bq76925 must receive a valid CRC on each write transaction or else the transaction will be discarded.

There are a number of techniques for computing a CRC. Pseudocode for calculating the CRC-8 used in the bq76925 (polynomial = $x^8 + x^2 + x + 1$) is given in the following:

```

char poly = 0x07          # 8-bit polynomial
char crc = 0x00           # Initialize 8-bit CRC
for each byte in message: # Loop over all bytes in the message
    crc = crc xor byte
    for index = 1 to 8:    # Loop over all bits in the CRC
        if crc > 127:     # If msb is set, shift left and XOR with poly
            crc = crc << 1
            crc = crc xor poly
        else:             # Else just shift left
            crc = crc << 1

```

4 Measurement System

The measurement system is at the heart of the BMS. Overall performance depends on the performance of the bq76925, the reference voltage, and the ADC of the MCU.

4.1 Correction Factor Concept

One method to achieve high accuracy in analog integrated circuits is to provide on-chip trim circuits to correct for variations in the manufacturing process. During factory testing of the device, the trim is adjusted until the specified performance is achieved. The trim circuits are typically controlled by on-chip fuses or non-volatile memory.

The bq76925 takes a similar, yet different approach to achieve high accuracy. Device performance is measured in the factory and trim information is stored in non-volatile memory. However, rather than correct the device performance using on-chip circuitry, the trim information is made available to the MCU so that the correction can be applied to the A/D measurement results in firmware. The trim information is referred to as correction factors.

4.1.1 Representation in Non-Volatile Memory

A separate gain and offset correction factor is determined for each cell voltage channel as well as the reference voltage. The correction factors are stored as 5-bit and 6-bit integer values in 2's complement format. The units for gain correction are 0.1%, and the units for offset correction are in mV.

The correction factors do not occupy contiguous register space, so two registers must be read in order to assemble each correction factor. For example, the 4 least significant bits of the offset correction factor for channel 1 are stored in the VC1_CAL register at positions D4 to D7, while the most significant bit is stored in the VC_CAL_EXT_1 register at position D7. [Table 2](#) and [Table 3](#) show the assembled correction factors for each channel in terms of register field names. Refer to the data sheet for the register map.

Table 2. Assembled Integer Gain Correction Factors

Channel	Name	Gain Correction
Reference Voltage (VREF)	VREF_GC	(VREF_GC_4 << 4) + VREF_GAIN_CORR
Cell 1 Voltage (VC1)	VC1_GC	(VC1_GC_4 << 4) + VC1_GAIN_CORR
Cell 2 Voltage (VC2)	VC2_GC	(VC2_GC_4 << 4) + VC2_GAIN_CORR
Cell 3 Voltage (VC3)	VC3_GC	(VC3_GC_4 << 4) + VC3_GAIN_CORR
Cell 4 Voltage (VC4)	VC4_GC	(VC4_GC_4 << 4) + VC4_GAIN_CORR
Cell 5 Voltage (VC5)	VC5_GC	(VC5_GC_4 << 4) + VC5_GAIN_CORR
Cell 6 Voltage (VC6)	VC6_GC	(VC6_GC_4 << 4) + VC6_GAIN_CORR

Table 3. Assembled Integer Offset Correction Factors

Channel	Name	Offset Correction
Reference Voltage (VREF)	VREF_OC	(VREF_OC_5 << 5) + (VREF_OC_4 << 4) + VREF_OFFSET_CORR
Cell 1 Voltage (VC1)	VC1_OC	(VC1_OC_4 << 4) + VC1_OFFSET_CORR
Cell 2 Voltage (VC2)	VC2_OC	(VC2_OC_4 << 4) + VC2_OFFSET_CORR
Cell 3 Voltage (VC3)	VC3_OC	(VC3_OC_4 << 4) + VC3_OFFSET_CORR
Cell 4 Voltage (VC4)	VC4_OC	(VC4_OC_4 << 4) + VC4_OFFSET_CORR
Cell 5 Voltage (VC5)	VC5_OC	(VC5_OC_4 << 4) + VC5_OFFSET_CORR
Cell 6 Voltage (VC6)	VC6_OC	(VC6_OC_4 << 4) + VC6_OFFSET_CORR

4.2 Reference Voltage

The A/D conversion results are directly proportional to the reference voltage. Therefore, performance of the reference voltage is very important for measurement accuracy.

$$V_{ADC} = \frac{V_{REF} \times (\text{ADC Count})}{(\text{Full Scale Count})} \quad (1)$$

Depending on the capabilities of the MCU, the ADC reference voltage may be the MCU supply voltage, internally generated within the MCU or provided externally on an MCU input pin. Generally speaking, an internally generated reference voltage will provide better performance than simply using the supply voltage, and the highest performance can be achieved using an external reference.

Initial accuracy at room temperature and temperature drift are key parameters that determine the performance of a voltage reference. The bq76925 reference has excellent temperature performance of ± 40 ppm/ $^{\circ}\text{C}$, which means that the voltage will vary by a maximum of 0.004% for each change of 1° from room temperature. For example, at a temperature of 50°C the reference voltage will vary by at most $(50 - 25) \times 0.004 = 0.1\%$.

The bq76925 nominal reference voltage (VREFNOM) is selected to be 1.5 or 3.0 V by writing to the REF_SEL bit in the CONFIG_2 register. Using the supplied gain correction factor (GCVREF) and offset correction factor (OCVREF), the initial value of the reference voltage can be calculated to within 0.1%.

$$V_{\text{REF,INIT}} = (1 + \text{GC}_{\text{VREF}}) \times V_{\text{REF,NOM}} + \text{OC}_{\text{VREF}} \quad (2)$$

As an example, let VREF_GC = -4, VREF_OC = 7, and VREF_NOM = 3.0 V. Then the initial value of the reference voltage would be calculated as:

$$\text{GC}_{\text{VREF}} = \text{VREF_GC} \times 0.001 = -0.004$$

$$\text{OC}_{\text{VREF}} = \text{VREF_OC} \times 0.001 = 0.007$$

$$V_{\text{REF,INIT}} = (1 + (-0.004)) \times 3.0 + 0.007 = 2.2995 \text{ V}$$

4.3 Voltage Measurement

The MCU selects a cell input for measurement on VCOUNT by writing to the CELL_SEL bits in the CELL_CTL register. The selected cell input is level shifted to VSS reference and scaled by a nominal gain $G_{\text{VCOUT,NOM}} = 0.3$ (REF_SEL = 0) or 0.6 (REF_SEL = 1).

The measured value of VCOUNT is calculated from the V_{ADC} result using $V_{\text{REF,INIT}}$ as the reference voltage:

$$\text{VCOUNT} = V_{\text{ADC}} (V_{\text{REF}} = V_{\text{REF,INIT}}) = \frac{\text{ADC Count}}{\text{Full Scale Count}} \times [(1 + \text{GC}_{\text{VREF}}) \times V_{\text{REF,NOM}} + \text{OC}_{\text{VREF}}] \quad (3)$$

To achieve the specified output accuracy, offset and gain correction factors must be applied to the ADC result to give the corrected value of VCOUNT.

$$\text{VCOUNT}_{\text{CORR}} = (\text{VCOUNT} + \text{OC}_{\text{VCOUT}}) \times (1 + \text{GC}_{\text{VCOUT}}) \quad (4)$$

It is important to understand the difference between VCOUNT and $\text{VCOUNT}_{\text{CORR}}$. VCOUNT is the measured value at the VCOUNT pin. This corresponds to the actual voltage on the VCOUNT pin to the accuracy limits of the ADC and reference voltage. $\text{VCOUNT}_{\text{CORR}}$ represents what the VCOUNT voltage *should* have been equal to if the cell amplifier had no gain and offset errors. Then, to calculate the cell input voltage, $\text{VCOUNT}_{\text{CORR}}$ is simply divided by $G_{\text{VCOUT,NOM}}$.

Substituting Equation 3 in Equation 4 gives:

$$\text{VCOUNT}_{\text{CORR}} = \left(\frac{\text{ADC Count}}{\text{Full Scale Count}} \times [(1 + \text{GC}_{\text{VREF}}) \times V_{\text{REF,NOM}} + \text{OC}_{\text{VREF}}] + \text{OC}_{\text{VCOUT}} \right) \times (1 + \text{GC}_{\text{VCOUT}}) \quad (5)$$

Continuing the previous voltage reference example, assume a 10-bit A/D conversion has resulted in a count of 818 for a measurement of the cell 1 voltage. Let VC1_GC = 2 and VC1_OC = -3.

The corrected value of VCOUNT would then be calculated as:

$$\text{GC}_{\text{VCOUT}} = \text{VC1_GC} \times 0.001 = 0.002$$

$$\text{OC}_{\text{VCOUT}} = \text{VC1_OC} \times 0.001 = -0.003$$

$$\text{VCOUNT}_{\text{CORR}} = \left(2.995 \times \frac{818}{1023} + (-0.003) \right) \times (1 + 0.002) = 2.397 \text{ V} \quad (6)$$

And the corresponding cell input voltage would be calculated as:

$$\text{VC1} = \frac{\text{VCOUNT}_{\text{CORR}}}{G_{\text{VCOUT,NOM}}} = \frac{2.397}{0.6} = 3.995 \text{ V} \quad (7)$$

4.3.1 Firmware Implementation

Implementing Equation 5 in a MCU could present some difficulties because it contains division and floating point values which tend to consume large amounts of code space. However, by multiplying Equation 5 through by Full Scale Count $\times 106$, the equation can be transformed to avoid division and contain only integers.

$$\begin{aligned} \text{VCOUT}_{\text{CORR}} \times \text{Full Scale Count} \times 10^6 = \\ \left[\text{ADCCount} \times (V_{\text{REF,NOM}} \times (1000 + \text{VREF_GC}) + \text{VREF_OC}) + \text{Full Scale Count} \times \text{VCn_OC} \right] \\ \times (1000 + \text{VCn_GC}) \end{aligned} \quad (8)$$

Equation 8 requires 32-bit integers for intermediate results, but the final result can be truncated to 16 bits (for example, by right shifting 16 times) with negligible loss of accuracy. When comparing the final result to preset fault limits, the limit values must be scaled in the same way as $\text{VCOUT}_{\text{CORR}}$ (that is, multiplied by Full Scale Count $\times 106$ and truncated to 16-bits if the final result was also truncated).

4.4 Current Measurement

The differential voltage across the sense resistor is measured in two steps. In the first step, the voltage at SENSEN is measured with respect to VSS. In a well-designed system where VSS and SENSEN are star connected to the same point, this first step can be regarded as a calibration step that need only be repeated infrequently. In the second step, SENSEP is measured with respect to VSS. The MCU then calculates the differential voltage by subtracting the SENSEP measurement from the SENSEN measurement.

When the SENSEN and SENSEP voltages are 0 (corresponding to 0 current), the VIOU amplifier has an offset of approximately 1 V ($\text{REF_SEL} = 0$) or 2 V ($\text{REF_SEL} = 1$). This allows both positive and negative currents to be measured as a positive voltage. The exact value of VIOU under the 0 current condition is not important because it cancels out in the calculation of V_{SENSE} . Note that the amplifier is inverting, so that when SENSEP is greater than 0, the VIOU voltage goes down.

The MCU selects the SENSEN or SENSEP measurement by writing the I_AMP_CAL bit in the CONFIG_1 register. The current amplifier gain G_{VIOU} is set to 4 or 8 by writing the I_GAIN bit also found in the CONFIG_1 register. The voltage across the sense resistor is calculated as:

$$\begin{aligned} V_{\text{SENSE}} &= \frac{[\text{VIOU}(\text{SENSEN}) - \text{VIOU}(\text{SENSEP})]}{G_{\text{VIOU}}} \\ &= \frac{\text{ADC Count}_{\text{SENSEN}} - \text{ADC Count}_{\text{SENSEP}}}{\text{Full Scale Count} \times G_{\text{VIOU}}} \times V_{\text{REF,INIT}} \\ &= \frac{\text{ADC Count}_{\text{SENSEN}} - \text{ADC Count}_{\text{SENSEP}}}{\text{Full Scale Count} \times G_{\text{VIOU}}} \\ &\quad \times \left[(1 + \text{GC}_{\text{VREF}}) \times V_{\text{REF,NOM}} + \text{OC}_{\text{VREF}} \right] \end{aligned} \quad (9)$$

Similar to the transformation made for the cell voltage calculation, the current calculation can be transformed for easy implementation in an MCU.

$$\begin{aligned} V_{\text{SENSE}} \times \text{Full Scale Count} \times G_{\text{VIOU}} \times 1000 \\ = (\text{ADC Count}_{\text{SENSEN}} - \text{ADC Count}_{\text{SENSEP}}) \\ \times \left[(1000 + \text{VREF_GC}) \times V_{\text{REF,NOM}} + \text{VREF_OC} \right] \end{aligned} \quad (10)$$

4.5 Temperature Measurement

The MCU writes to the VTB_EN bit in the POWER_CTL register to switch the thermistor bias on and off. When the thermistor is biased, a voltage measurement can be taken from which temperature can be derived according to the characteristics of the thermistor. In this case the calculation of the thermistor voltage follows the form of the voltage and current measurements:

$$V_{THERM} = \frac{\text{ADC Count}}{\text{Full Scale Count}} \times \left[(1 + GC_{VREF}) \times V_{REF,NOM} + OC_{VREF} \right] \quad (11)$$

And similar transformations can be made for easy implementation in a MCU:

$$\begin{aligned} V_{THERM} \times \text{Full Scale Count} \times 1000 \\ = \text{ADC Count} \times \left[(1000 + VREF_GC) \times V_{REF,NOM} + VREF_OC \right] \end{aligned} \quad (12)$$

4.5.1 Ratiometric Temperature Measurement

The thermistor bias VTB is a switched version of the 3.3-V regulated voltage at V3P3. Therefore, variations on V3P3 affect the temperature calculation. This dependence can be removed by placing a fixed resistor divider in parallel with the thermistor network. Using an additional input to the ADC, the voltage of the resistor divider can be measured so that VTB can be calculated and its tolerance taken out of the temperature calculation.

Figure 5 shows such an arrangement. The resistors R_A and R_B will ideally have a tight tolerance and low temperature coefficient. Their values should be chosen so that the maximum output current of the VTB pin is not exceeded and the divided voltage is in the range of the ADC measurement.




Figure 5. Ratiometric Temperature Measurement

5 Power Management

Power can be managed in the bq76925 by disabling functions that are not used or when they are idle. The POWER_CTL register contains enable bits for 5 functions: current comparator, current amplifier, cell voltage amplifier, thermistor bias, and reference voltage. See the data sheet for how these bits affect current consumption of the device.

The bq76925 may also be shutdown to a very-low current state ($< 1.5 \mu\text{A}$) under control of the MCU by writing a 1 to the SLEEP bit in the POWER_CTL register. In this state, all functions and features including the 3.3 V regulated output at the V3P3 pin are shut off. After the voltage at the V3P3 drops to about 0 V, the ALERT pin will wake up the device if it is pulled high.

6 Low Dropout (LDO) Regulator

The LDO regulator in the bq76925 must be used with an external pass transistor when load currents are higher than 4 mA, as described in the data sheet. The external pass transistor must be high gain to ensure stability. ZXT2504DFH and IRLML9303 are example transistors. R_{VCTL} should be 200 kΩ. TI recommends Z1 to protect the gate-source or base emitter of the pass transistor.

The LDO is designed with a particular loop bandwidth for a given external capacitor. With its low-loop bandwidth, the regulator may respond slowly to a high-pulse load. A larger C_{V3P3} reduces the output delta from load switching, but increases the regulator settling time. Another artifact of the circuit with the external transistor occurs when the C_{V3P3} is increased to, for example, 10 μF , the gain bandwidth product of the error amplifier circuit is reduced. With very-low quiescent load during startup the V3P3 voltage shoots to higher than 3.3 V and takes time to settle. If more quiescent output current is drawn during startup, the output will rise to a higher voltage but will settle faster to the right voltage. No failure of the bq76925 happens due to this behavior if the voltages are kept within the bq76925 limits. Attached circuitry should be checked for maximum and minimum voltage limits.

The BAT filter selection also has an effect on the regulator. R_{VCTL} and the transistor emitter or source must be connected directly to the BAT pin. The LDO load current flows through R_{BAT} so its size is limited. A smaller R_{BAT} improves load regulation. A larger filter on BAT improves the line regulation by reducing transients. The ideal filter has a low R_{BAT} and high C_{BAT} .

Adding a $R_{V3P3} - C_{V3P3-2}$ filter as shown in Figure 6 helps isolate the load from the V3P3 transients caused by the load and transients on BAT.




Figure 6. V3P3 Load Filter

7 Balancing and Open Cell Detection

The bq76925 balancing system operates under control of the MCU. Balancing does not automatically duty cycle like some AFEs. The MCU is free to set the duty cycle for balancing and measurement. It can also measure during balancing, which enables the open-cell detection method described in the data sheet. The designer should note that an open wire during balancing can result in the VC_n inputs exceeding the absolute maximum cell input voltage range of the cell input VC_n . Any open wire test must be run at an appropriately low voltage to avoid stressing the bq76925.

8 References

- *bq76925 Host Controlled Analog Front End* ([SLUSAM9](#))
- *MSP430G2x32, MSP430F2x02 Mixed Signal Microcontroller* ([SLAS723](#))

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com