## **Design Databases**and More

**Peter Kinget** 

Columbia University

#### **Outline**

- Schematic Databases
  - What do they represent?
  - Example: From transistors to application
  - Guidelines for good schematics
- CMOS Process
- Tracking Progress
- Documenting Simulations
- GitHub Design Database Repo Template

#### **Keys to a Successful Tape-Out**

#### In arbitrary order:

- Tracking Schedule
- Understanding the physical reality
- Work deliberate
  - First time right
    - → One compile in IC design (=fab) & no `bug patches'
  - Be organized
    - → Lots of small details that matter
  - Document your work
  - Track issues
- Teamwork

#### Recommendations

## Learn the Linux terminal & shell and command-line interfaces


Learn Git and GitHub repositories


Take a peek under the hood of EDA tools; e.g. netlists for ngspice


#### **Schematic Databases**

#### What we want to represent in the CAD tools

#### **Example:** Class-D Amplifier







From: https://www.ee.columbia.edu/~kinget/EE6350\_S14/ClassD\_SKSS/pcbDesign.html

#### **How To Construct A Schematic Database**

- Database needs to reflect the physical reality:
  - Application:
    - PCB testboard
  - Packaged Chip:
    - Package + Die
  - Die:
    - Pads + ESD + Core Circuits
  - Circuits:
    - From top level to block to basic circuit level
- A similar hierarchy in the schematic and layout database simplifies LVS verification greatly
- Schematic database needs to capture everything:
  - Dummy devices, ...
- Notes and documentation on the database are KEY for future reference
  - Like comments in computer code


#### Collaboration "Discipline"

- Shared Libraries
  - Carefully choose your block names to avoid overlap among designers
  - One practice is to name your blocks always starting with your initials, e.g.,
    - PK\_OTA
    - PK\_BGR
- Naming and Versioning control
  - Make sure to carefully name your blocks
    - TEST1, TEST2, TEST3, ... really does not say much
    - twostageOTA, foldedcascodeOTA, ... is more informative
  - Separate your blocks from your testbenches
    - twostageOTA and tb\_twostageOTA
- Housekeeping: spend time keeping things organized
  - Within a few days, weeks you will not remember what is what ...
  - Don't necessarily delete things, but move them to "old" folders
  - Consider making finished blocks read-only

# **Example: From Transistor Level to Application Level**


B. Vigraham and P. R. Kinget, "A Self-Duty-Cycled and Synchronized UWB Pulse-Radio Receiver SoC With Automatic Threshold-Recovery Based Demodulation," *IEEE Journal of Solid-State Circuits*, vol. 49, no. 3, pp. 581–594, Mar. 2014, doi: 10.1109/JSSC.2014.2303804.

#### **Circuit Schematic: OTA**




Transistor level

#### **Circuit Schematic: Self-Mixer**




Transistor level

#### **Toplevel**



Receiver Top Level


#### **Toplevel**




• Chip Top Level: RX + TX


#### **Chip Die: PADS-ESD**

Schematic View












Top Level Schematic + PADS + ESD Ring

#### **Packaged Chip**






https://en.wikipedia.org/wiki/Wire bonding



https://en.wikipedia.org/wiki/List\_of\_integrated\_circ uit\_packaging\_types


Die schematic + Bondwires + Package Parasitics

#### **Application Testbench – PCB**




Application: Packaged chip on PCB

#### **Schematic Database Hierarchy**



#### **Example: Chip Photo and Measurement Bench**



Z. Wang, Y. Zhang, Y. Onizuka, and P. R. Kinget, "Multi-Phase Clock Generation for Phase Interpolation With a Multi-Phase, Injection-Locked Ring Oscillator and a Quadrature DLL," *IEEE Journal of Solid-State Circuits*, pp. 1–1, 2022, doi: 10.1109/JSSC.2021.3124486.

### Guidelines for Analog/Mixed-Signal Schematics

http://www.ee.columbia.edu/~kinget/TOOLS/schematics.html

These are not 'absolute' rules and guidelines might differ, but stick to good practices when making your schematics

#### **Device Symbols**

#### Transistor Symbols

- Only use 4-terminal MOS symbols.
- This forces you to think where the body should be connected.
- For pMOS transistors and nMOS transistors in a separate well the option exist to connect the body to the source.


#### Capacitor Symbols

- Typically have a substrate connection think carefully where to connect it; verify with technology manual
- Resistor Symbols
  - Typically have a substrate connection think carefully where to connect it; verify with technology manual
- Also, if you want to do (manual) substrate noise simulations you need access to the body terminal.

#### **Power Supply and Ground**

- VDD & GND symbols
  - Do not use the special VDD symbols anywhere.
  - Do not use the special GND symbols inside your cell schematics.
- Use <u>only one</u> GND symbol in your toplevel (testbench) schematic so the simulator has a reference node.
- Subcells
  - Each subcell needs to have a VDD and VSS I/O pin.
- Note:
  - Power supplies and grounds are circuit nodes like any other nodes. The only thing that sets them apart is that a lot of components are connected to them compared to the number of components connected to signal nodes.
  - Using special symbols inside subcells results in a lot of implicit connections that cannot be undone and are hard to trace.
  - Moreover, you cannot do any power supply or ground noise simulations on individual blocks or subsections of your circuit.
  - In the layout the supplies and ground are actual nodes. To model the physical reality, you often need to include series resistance and inductance or decoupling capacitance at different locations. This is not possible if everything is globally connected through special symbols.

#### **Circuit Schematic: OTA**



- Vdda on top
- Gnda on bottom
- Inputs left
- Outputs right (not shown)
- 4T-transistor symbols
- Resistor & Capacitor devices have 3<sup>rd</sup> term.
- Notes as comments
- Internal nodes have names
- Devices have names

#### **Naming and Connections by Naming**

- Avoid global names,
  - all interfacing needs to be done through pins on the symbols.
- Avoid connections by naming.
  - Use wires to connect nodes and elements. (You will have to draw these wires in layout also ...)

#### Note:

- Global nodes have the same problems as outlined above for power supplies and ground.
- Global nodes do not physically exist.
- Also connections in schematics made by giving the nets the same name are very difficult to trace.
- Changes to the schematic might overlook these connections.
- Connections by naming can simplify the look of a schematic compared to a jungle of wires, but that is deception. If the circuit requires complicated routing, that should be obvious from the schematic.

#### Naming – Use descriptive names

Analog Signals					
Don't use	<u>Use</u>				
lb1	Ibias_100u_p 100uA current going into pMOS mirror				
lb2	Ibias_10n_n 10nA current going into nMOS mirror				
inp, inn	inp_OTA, inn_OTA				
bias	vbias_casc_OTA				
Vdd	Vdd_1V8, Vdd_3V3				
Digital Signals					
make sure to indicate active low vs active high	Enable_B or ENb (active low)				
	Enable or EN (active high)				

#### Name Everything!

- Add names on everything.
  - Every single transistor,
  - every single inverter,
  - every single instance,
  - every single net.
- The debugging becomes much simpler.
  - For example, you run a simulation and get a comment on voltage level for IO.I13.I14.I19.M12.D connected to net /IO/I13/I14/I19/net3.
  - In my world it is much easier to read:
     Ifilter.Ibias.Istartup.Iota.Mtail.D connected to net /Ifilter/Ibias/Istartup/Iota/vCommon.

From: http://mixedsignal.wordpress.com/2011/03/13/top-ten-tips-on-schematic-entry-in-cadence/


#### **Hierarchy and Symbols**

- All interactions between the sub cells and the higher up cells needs to be through I/O pins.
  - Again, do not make connections through global nodes.
- Pin placement on Symbols:
  - Use symbols with the inputs at the (top) left side,
  - the outputs at the right side,
  - bias and control at the (bottom) left side,
  - power supplies at the top and ground at the bottom.
- Try to maintain the same hierarchy in schematics as in the layout. This simplifies layout-versus-schematic checks.

#### **Symbol**

Inputs

#### **VDD & Control**



Outputs

**VSS & Control** 

#### **Pin Placement In Schematics**

- Keep the positive supply rail at the top of the schematic.
- Keep the negative supply rail at the bottom of the schematic.
- Keep all input, control and bias pins lined up at the left side.
- Keep all output pins lined up at the right.
- Do not put any I/O pins in the inside of the schematic

#### **Signal Flow**

Keep the signals going from the left to the right in your schematic.

#### **Circuit Schematic: Self-Mixer**


Inputs

Control

Bias

#### **VDD**

Outputs



VSS

Note: These guidelines matter even more in *open-source designs* where you want others to *reuse* your design.


#### **CMOS Process**

#### **CMOS Technology & Analog Design Tutorials**

- Excellent tutorials available from <a href="https://aicdesign.org/2016-short-course-notes-2/">https://aicdesign.org/2016-short-course-notes-2/</a>
  - Recommended Reading:
    - Lecture 3: CMOS Technologies
    - Lecture 4: Ultra-Deep Submicron CMOS (BiCMOS is 'of interest')
    - Lecture 5: PN Junctions and CMOS Transistors
    - Lecture 6: Capacitors (focus on conductor-insulator-conductor caps)
    - Lecture 7: Resistors & Inductors (focus on resistors)
  - Of interest:
    - Lecture 1: Introduction on Analog Design
    - Lecture 2: CMOS Processing Steps
  - Note: some of the material is not fully up to date, but the slides still provide a valuable overview

#### **Some Cross Sections**


These are some public-domain images and are not for the specific technology we are using; they give
a good initial idea though.



See also: <a href="https://en.wikipedia.org/wiki/Semiconductor\_device\_fabrication">https://en.wikipedia.org/wiki/Semiconductor\_device\_fabrication</a>

Note, in our process:

- there are more metals;
- there is an AP layer;
- there is no buried Si02.



### **Tracking Progress**

#### **Tracking Progress**

#### Week-by-week Schedule

Week	Dates	Phase	Task		
1	1/8 - 1/14	Design	<b>✓</b> Filter		
2	1/15 - 1/21	Design	✓ Comparator		
3	1/22 - 1/28	Design	✓ Comparator ✓ 3-feature AFC at LF (functionality)		
4	1/29 - 2/4	Design	<b>✓</b> Filter		
5	2/5 - 2/11	Design	✓ Filter ✓ Bias current divider		
6	2/12 - 2/18	Design	✓ Filter ✓ Comparator		
7	2/19 - 2/25	Design	✓ Comparator		
8	2/26 - 3/4	Design	<ul><li>✓ Filter</li><li>✓ Comparator</li><li>✓ Calibration circuitry</li></ul>		
9	3/5 - 3/11	Design	✓ Time-domain envelope detector		
10	3/12 - 3/18	Design	✓ Integrate-and-fire		
11	3/19 - 3/25	Design	✓ All analog blocks		
12	3/26 - 4/1	Design	✓ 1-feature AFC		
13	4/2 - 4/8	Design	✓ Calibration		
14	4/9 - 4/15	Design	✓ cmp_grid		
15	4/16 - 4/22	Design	chip_minus_pads_minus_digital 3-feature AFC		
16	4/23 - 4/29	Design Layout	Pad frame, serializer, scan chain Blocks		
17	4/30 - 5/6	Design Layout	Pad frame, serializer, scan chain Blocks		
18	5/7 - 5/13	Design Layout	Pad frame, serializer, scan chain System		
19	5/14 - 5/20	Design Layout	Pad frame, serializer, scan chain System		
20	5/21 - 5/27 trial: 26th	Verification	Full-chip simulation Work through tapeout checklist		
21	5/28 - 6/3 final: 2nd	Verification	Full-chip simulation Work through tapeout checklist		
22	6/4 - 6/10 tapeout: 9th	Margin	Margin		

#### **Progress Summary**

Hierarchy level	Cell	Schematic-level design+sims	Layout	Post-layout sims
1	Filter	100%	0%	0%
1	Current divider	100%	0%	0%
1	Comparator	95%	0%	0%
1	Trianglewave generator	85%	0%	0%
1	Integrate-and-fire	90%	0%	0%
1	Counter	0%	0%	0%
1	Serializer	0%	0%	0%
1	Scan chain	0%	0%	0%
2	Filter bank	100%	0%	0%
2	Comparator grid	100%	0%	0%
2	XOR array	0%	0%	0%
2	Integrate-and-fire array	0%	0%	0%
2	Counter array	0%	0%	0%
3+	chip_minus_pads_minus_digital	40%	0%	0%
3+	chip_minus_pads	0%	0%	0%
3+	chip	0%	0%	0%
flat	1-feature AFC	80%	n/a	0%
flat	3-feature AFC	10%	n/a	0%

S. Ray and P. R. Kinget, "Ultra-Low-Power and Compact-Area Analog Audio Feature Extraction Based on Time-Mode Analog Filterbank Interpolation and Time-Mode Analog Rectification," *IEEE Journal of Solid-State Circuits*, vol. 58, no. 4, pp. 1025–1036, Apr. 2023, doi: 10.1109/JSSC.2022.3227246.

Review and update at least once a week

# **Simulations**


#### **Simulations**

Document and save your results


• A simulation you do not document never happened.

## **MOSbius Switch Matrix Library**

!! Work in Progress !!



#### tb swmatrix.sch



#### simulation analysis 5 10.html (1)

#### Reviewing the Switch Matrix Simulation Data

```
July 21 2025

: # if necessary install wave_view with `pip3 install wave_view` import yaml2plot as wv
```

This is a html 'print-out' of simulation\_analysis.ipynb

#### Loading the simulation data

Peter Kinget

#### Checking the final values vs the input

#### Gathering the register final values

```
# def print_digital_value(key, data, threshold = 1.5):
      analog_value = data
      digital value = int(analog value > threshold)
      print(f"{key} {digital_value}")
def print_digital_value(key, data, threshold = 1.5):
    analog value = data
    digital_value = int(analog_value > threshold)
    print(f"{digital_value} ", end='')
    return digital value
print("Final values in the registers")
output = []
last_row = 5
last_bus = 10
for row in range(1,last_row+1):
    print(f"Row {row}: ", end='')
    for bus in range(1, last_bus):
        key = f"v(xswmatrix.xswmatrix_row[{row}].q[{bus}])"
        bit = print_digital_value(key, data[key][-1])
        output.append(bit)
    if row != last row:
        key = f"v(xswmatrix.d_out_row[{row}])"
        bit = print_digital_value(key, data[key][-1])
        output.append(bit)
    else:
        kev = f"v(d out)"
```

RAW file read-in + plotting with `yaml2plot'

https://github.com/Jianxun/yaml2plot

### simulation analysis 5 10.html (2)

```
Final values in the registers Row 1: 0 0 0 0 0 1 1 1 1 1 1 Row 2: 0 0 0 0 0 0 1 1 1 1 1 1 Row 3: 0 0 0 0 0 0 0 1 1 1 1 Row 4: 0 0 0 0 0 0 0 0 1 1 Row 5: 0 0 0 0 0 0 0 0 0 1
```

#### Comparing it to the data\_source csv


```
In [7]: import csv
      input_list = []
      with open(csv file full, newline='') as f:
         reader = csv.reader(f)
         for row in reader:
            input_list.extend(row)
      input_list = [ int(element) for element in input_list]
      print("Input List")
      print(input list)
      print("Register List (reversed order)")
      print(output[::-1])
      print(f"The registers are correctly loaded: {input_list == output[::-1]}")
     [1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0]
     Register List (reversed order)
     The registers are correctly loaded: True
```

#### Reviewing plots for key signals

```
In [8]: spec = wv.PlotSpec.from_yaml("""
       height: 800
       width: 1200
       title: "Switch Matrix 5 x 10"
           label: "Time [s]"
           signal: "time"
         - label: "Clocks"
           signals:
               CLK: "v(clock)"
               PHI_1: "v(phi_1)"
               PHI_2: "v(phi_2)"
         - label: "DATA_in"
               DATA in: "v(data in)"
         - label: "Q_5_8"
               Q_5_8: "v(xswmatrix.xswmatrix_row[5].q[8])"
         - label: "Q_5_9"
           signals:
               Q_5_9: "v(xswmatrix.xswmatrix_row[5].q[9])"
          - label: "Q 5 10"
           signals:
               Q_5_10: "v(d_out)"
       fig = wv.plot(data,spec)
```

Switch Matrix 5 x 10

### simulation analysis 5 10.html (3)



Time [s]


#### Plotting all Register outputs

```
In [9]: def add_row_label(plot_spec, row):
           plot_spec = plot_spec + f' - label: "Row {row}"\n
           return plot_spec
       def add_signal(plot_spec, key, name):
           plot_spec = plot_spec + f' {name}: "{key}"\n'
           return plot_spec
       plot_spec = """
       height: 800
       width: 1200
       title: "Switch Matrix 5 x 10"
           label: "Time [s]"
           signal: "time"
         - label: "DATA_in"
           signals:
              DATA_in: "v(data_in)"
```

### simulation analysis 5 10.html (4)


```
for row in range(1,last_row+1):
    plot_spec = add_row_label(plot_spec,row)
    for bus in range(1, last_bus):
        key = f"v(xswmatrix.xswmatrix_row[{row}].q[{bus}])"
        plot_spec = add_signal(plot_spec, key, f"0_{row}_{bus}")
    if row != last_row:
        key = f"v(xswmatrix.d_out_row[{row}])"
        plot_spec = add_signal(plot_spec, key, f"0_{row}_{last_bus}")
    else:
        key = f"v(d_out)"
        plot_spec = add_signal(plot_spec, key, f"0_{row}_{last_bus}")
# print(plot_spec)
fig = wv.plot(data,wv.PlotSpec.from_yaml(plot_spec))
```

#### Switch Matrix 5 x 10



### **Analog Design**

- Check your operating point first
  - You have heard it twice now, last week Prof. Murmann stressed this as well.
- https://github.com/peterkinget/MOS OP/tree/make installable



Needs some updates to work with ngspice; start from the LTspice code; contact me if you are willing to help

	M1b	M2b	M3b	M4b	M5b	М
W	8.0u	8.0u	24.0u	24.0u	96.0u	32.
1	500.0n	500.0n	500.0n	500.0n	500.0n	500.
m	1.0	1.0	1.0	1.0	1.0	1
as	4.0p	4.0p	8.0p	8.0p	26.0p	10.
ad	2.0p	2.0p	6.0p	6.0p	24.0p	8.
ps	9.0u	9.0u	27.0u	27.0u	108.0u	36.
pd	8.0p	8.0p	16.0p	16.0p	52.0p	20.
ids	99.5u	99.6u	−99.5u	-99.6u	-453.9u	453.
vgs	736.2m	736.5m	-722.3m	-722.3m	-730.5m	644.
vds	1.3	1.3	-722.3m	-730.5m	-1.3	1
vdsat	218.6m	218.7m	-258.5m	-258.5m	-267.6m	228.
region	saturation	saturation	saturation	saturation	saturation	saturati
vbs	-513.5m	-513.5m	0.0	0.0	0.0	0
vth	512.9m	513.0m	-479.6m	-479.6m	-479.3m	398.
vgsteff	223.2m	223.3m	243.7m	243.7m	252.0m	246.
gm	771.2u	771.5u	688.4u	688.9u	3.0m	3.
gds	14.2u	14.2u	11.1u	11.0u	36.6u	61.
gmb	140.7u	140.7u	226.0u	226.2u	997.0u	748.
gmoverid	7.7	7.7	6.9	6.9	6.7	7
self_gain	54.2	54.1	61.9	62.4	82.6	53
cgs	20.5f	20.5f	57.5f	57.5f	229.9f	82.
cgsovl	3.8f	3.8f	13.7f	13.7f	54.8f	15.
cgb	1.1f	1.1f	4.7f	4.7f	18.9f	4.
cgbovl	450.6z	450.6z	417.8z	417.8z	417.8z	450.
cgd	3.5f	3.5f	13.7f	13.7f	54.8f	14.
cgdovl	3.8f	3.8f	13.7f	13.7f	54.8f	15.
cbd	2.2f	2.2f	8.8f	8.8f	31.0f	9.
cjd	2.2f	2.2f	8.8f	8.8f	30.9f	9.
cbs	9.6f	9.6f	10.4f	10.4f	42.4f	7.
cjs	8.4f	8.4f	0.0	0.0	0.0	0
csd	122.0a	122.0a	-17.6a	-16.9a	-8.5a	496.
cm	7.7f	7.7f	20.6f	20.6f	82.4f	30.
cmb	1.4f	1.4f	6.6f	6.6f	26.4f	7.
cmx	1.6f	1.6f	2.7f	2.7f	10.4f	7.
fug	4.9G	4.9G	1.4G	1.4G	1.6G	5.


© 2025 Peter Kinget

# **GitHub Repo Template**


### iic-osic-tools-project-template

- <u>Jianxun Zhu</u> and I are creating a GitHub Design Repo Template <a href="https://github.com/Jianxun/iic-osic-tools-project-template">https://github.com/Jianxun/iic-osic-tools-project-template</a>.
   !!! Work in Progress !!!
- Features:
  - start chipathon.{sh,bat}
    - First time use → installs IIC-OSIC-TOOLS docker image
  - update\_template.sh
    - Pulls template updates
  - docs/
    - HOWTOs on schematic, layout, github workflows
  - designs/scripts
    - Klayout launch script with database manager !!! Caution, this has not been battle tested!!!
    - GDS3D launch script
  - designs/libs
    - Ota\_5t example with LVS clean layout

### Klayout with klayout\_lib\_manager.py for ota\_5t.gds



## GDS3D of ota\_5t.gds



#### Want to learn the flow?

- Design a 5 stage ring oscillator with o/p buffer driving 1pF
- Schematic → simulation → layout → LVS → PEX → resimulate
- Will give you a good sense of the tools + the impact of parasitcs for 'high speed' circuits

### **Ask Questions!!**

- File GitHub issues on <a href="https://github.com/sscs-ose/ssc
  - We are giving feedback there so it is preserved
- MOSbius Chipathon Documentation including these slides:
  - https://github.com/mosbiuschip/chipathon2025
- Ask questions on fossi-chat.org
- Let's collaborate !!