
SGLS013A - MARCH 2003 - REVISED SEPTEMBER 2003

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -40°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree†
- Power-On Reset Generator
- Automatic Reset Generation After Voltage Drop
- Precision Voltage Sensor

† Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Temperature-Compensated Voltage Reference
- Programmable Delay Time by External Capacitor
- Supply Voltage Range . . . 2 V to 6 V
- Defined \overline{RESET} Output from $V_{DD} \ge 1 \text{ V}$
- Power-Down Control Support for Static RAM With Battery Backup
- Maximum Supply Current of 16 μA
- Power Saving Totem-Pole Outputs



description

The TLC77xx family of micropower supply voltage supervisors provide reset control, primarily in microcomputer and microprocessor systems.

During power-on, $\overline{\text{RESET}}$ is asserted when V_{DD} reaches 1 V. After minimum V_{DD} (\geq 2 V) is established, the circuit monitors SENSE voltage and keeps the reset outputs active as long as SENSE voltage ($V_{I(SENSE)}$) remains below the threshold voltage. An internal timer delays return of the output to the inactive state to ensure proper system reset. The delay time, t_d , is determined by an external capacitor:

$$t_d = 2.1 \times 10^4 \times C_T$$

Where

C_T is in farads

t_d is in seconds

Except for the TLC7701, which can be customized with two external resistors, each supervisor has a fixed SENSE threshold voltage set by an internal voltage divider. When SENSE voltage drops below the threshold voltage, the outputs become active and stay in that state until SENSE voltage returns above threshold voltage and the delay time, $t_{\rm cl}$, has expired.

In addition to the power-on-reset and undervoltage-supervisor function, the TLC77xx adds power-down control support for static RAM. When CONTROL is tied to GND, RESET will act as active high. The voltage monitor contains additional logic intended for control of static memories with battery backup during power failure. By driving the chip select (CS) of the memory circuit with the RESET output of the TLC77xx and with the CONTROL driven by the memory bank select signal (CSH1) of the microprocessor (see Figure 10), the memory circuit is automatically disabled during a power loss. (In this application the TLC77xx power has to be supplied by the battery.)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION†

| TA | PACK | AGE‡ | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------|---------------|--------------------------|---------------------|
| | TSSOP - PW | Tape and reel | TLC7701QPWREP | 7701QE |
| –40°C to 125°C | TSSOP - PW | Tape and reel | TLC7705QPWREP | 7705QE |
| | TSSOP - PW | Tape and reel | TLC7733QPWREP | 7733QE |


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

| CONTROL | RESIN | VI(SENSE)>VIT+ | RESET | RESET |
|---------|-------|----------------|-------|-------|
| L | L | False | Н | L |
| L | L | True | Н | L |
| L | Н | False | Н | L |
| L | Н | True | L§ | н§ |
| Н | L | False | Н | L |
| Н | L | True | Н | L |
| Н | Н | False | Н | L |
| Н | Н | True | Н | н§ |


§ RESET and RESET states shown are valid for t > t_d.

logic symbol¶



[¶] This symbol is in accordance with ANSI/IEEE Std 91–1984 and IEC Publication 617-12.

functional block diagram



[†]Outputs are totem-pole configuration. External pullup or pulldown resistors are not required.


[‡] Nominal values:

| | R1 (Typ) | R2 (Typ) |
|---------|----------|----------|
| TLC7701 | 0 | 8 |
| TLC7705 | 910 kΩ | 290 kΩ |
| TLC7733 | 750 kΩ | 450 kΩ |



[‡]The PW package is only available left-end taped and reeled (indicated by the R suffix on the device type; e.g., TLC7701QPWREP).

timing diagram



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

| Supply voltage, V _{DD} (see Note 1) | 7 V |
|---|--------------------------------|
| Input voltage range, CONTROL, RESIN, SENSE (see Note 1) | |
| Maximum low output current, I _{OL} | 10 mA |
| Maximum high output current, IOH | –10 mA |
| Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{DD}$) | ±10 mA |
| Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DD}) | ±10 mA |
| Continuous total power dissipation | . See Dissipation Rating Table |
| Operating free-air temperature range, T _A : TL77xxQ | –40°C to 125°C |
| Storage temperature range, T _{stq} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

DISSIPATION RATING TABLE

| PACKAGE | $T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 85°C POWER RATING | T _A = 125°C POWER RATING |
|---------|--|--|---------------------------------------|--|
| PW | 525 mW | 4.2 mW/°C | 273 mW | 105 mW |

recommended operating conditions at specified temperature range

| | | | MIN | MAX | UNIT |
|---|--------------------------------------|----------------------------|-----|---------------------|------|
| Supply voltage, V _{DD} | | | 2 | 6 | V |
| Input voltage, V _I | | | 0 | V_{DD} | V |
| High-level input voltage at RESIN and CONTROL‡, VIH | | 0.7×V _{DD} | | V | |
| Low-level input voltage at RESIN and CO | NTROL [‡] , V _{IL} | | | 0.2×V _{DD} | V |
| High-level output current, IOH | V | | | -2 | mA |
| Low-level output current, IOL | V _{DD} ≥ 2.7 V | $V_{DD} \ge 2.7 \text{ V}$ | | | mA |
| Input transition rise and fall rate at $\overline{\text{RESIN}}$ and CONTROL, $\Delta t/\Delta V$ | | | 100 | ns/V | |
| Operating free-air temperature range, T _A | | | -40 | 125 | °C |

 $[\]pm$ To ensure a low supply current, V_{IL} should be kept < 0.3 V and V_{IH} > V_{DD} -0.3 V.



TLC7701-EP, TLC7705-EP, TLC7733-EP MICROPOWER SUPPLY VOLTAGE SUPERVISORS

SGLS013A - MARCH 2003 - REVISED SEPTEMBER 2003

electrical characteristics over recommended operating conditions (see Note 2) (unless otherwise noted)

| | | | | TLC77xx | | | | | | |
|--------------------------------|---|---|---|--------------------------------|----------------------|------|------|----|-----|--|
| PARAMETER | | | TEST CONDITIONS | MIN | TYP | MAX | UNIT | | | |
| | | | | V _{DD} = 2 V | 1.8 | | | | | |
| l., | | $I_{OH} = -20 \mu\text{A}$ | | V _{DD} = 2.7 V | 2.5 | | | V | | |
| VOH | High-level output voltage | | | V _{DD} = 4.5 V | 4.3 | | | | | |
| | | I _{OH} = -2 m/ | Ą | V _{DD} = 4.5 V | 3.7 | | | | | |
| | | | | V _{DD} = 2 V | | | 0.2 | | | |
| \ , | Law law allow to develop and | I _{OL} = 20 μA | | V _{DD} = 2.7 V | | | 0.2 | ., | | |
| VOL | Low-level output voltage | | | V _{DD} = 4.5 V | | | 0.2 | V | | |
| | | $I_{OL} = 2 \text{ mA}$ | | V _{DD} = 4.5 V | | | 0.5 | | | |
| | | | TLC7701 | | 1.04 | 1.1 | 1.16 | V | | |
| VIT− | Negative-going input thresh SENSE (see Note 3) | old voltage, | TLC7705 | V _{DD} = 2 V to 6 V | 4.43 | 4.5 | 4.63 | | | |
| | OLIVOL (SEE IVOIC S) | | TLC7733 |] | 2.855 | 2.93 | 3.03 | | | |
| | | | TLC7701 | | | 30 | | mV | | |
| V_{hys} | Hysteresis voltage, SENSE | | TLC7705 | V _{DD} = 2 V to 6 V | | 70 | | | | |
| | | | TLC7733 | 1 | | 70 | | | | |
| V _{res} | V _{res} Power-up reset voltage‡ | | I _{OL} = 20 μA | | | 1 | V | | | |
| | | RESIN | | $V_I = 0 V \text{ to } V_{DD}$ | | | 2 | | | |
| ١. | Input current | CONTROL | | | $V_I = V_{DD}$ | | 7 | 15 | 1 . | |
| l _l | | Input current | SENSE | | V _I = 5 V | | 5 | 10 | μΑ | |
| | | SENSE, TLC | | V _I = 5 V | | | 2 | | | |
| I _{DD} Supply current | | $\label{eq:RESIN} \begin{split} \overline{\text{RESIN}} &= \text{V}_{\text{DD}}, \\ \text{SENSE} &= \text{V}_{\text{DD}} \geq \text{V}_{\text{IT}} \text{max} + 0.2 \text{ V} \\ \text{CONTROL} &= 0 \text{ V}, \text{Outputs open} \end{split}$ | | 9 | 16 | μА | | | | |
| I _{DD(d)} | I _{DD(d)} Supply current during t _d | | $\begin{split} & \frac{V_{DD} = 5 \; V, & V_{CT} = 0 \; , \\ & \overline{RESIN} = V_{DD}, & SENSE = V_{DD}, \\ & CONTROL = 0 \; V, & Outputs \; open \end{split}$ | | 120 | 150 | μΑ | | | |
| Cl | Input capacitance, SENSE | | | $V_I = 0 V \text{ to } V_{DD}$ | | 50 | | pF | | |

[†] Typical values apply at $T_A = 25$ °C.

NOTES: 2. All characteristics are measured with $C_T = 0.1 \mu F$.

[‡] The lowest supply voltage at which \overline{RESET} becomes active. The symbol V_{res} is not currently listed within EIA or JEDEC standards for semiconductor symbology. Rise time of $V_{DD} \ge 15 \ \mu s/V$.

^{3.} To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, $0.1 \, \mu F$) should be connected near the supply terminals.

TLC7701-EP, TLC7705-EP, TLC7733-EP MICROPOWER SUPPLY VOLTAGE SUPERVISORS


SGLS013A - MARCH 2003 - REVISED SEPTEMBER 2003

switching characteristics at V_{DD} = 5 V, R_L = 2 k Ω , C_L = 50 pF, T_A = Full Range (unless otherwise noted)

| | | MEASURED | | | TLC77xx | | | |
|------------------|--|------------------|-----------------------|--|---------|-----|-----|------|
| | PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| t _d | Delay time | VI(SENSE) ≥ VIT+ | RESET and RESET | $\label{eq:RESIN} \begin{split} \overline{\text{RESIN}} &= 0.7 \times \text{V}_{DD}, \\ \text{CONTROL} &= 0.2 \times \text{V}_{DD}, \\ \text{C}_T &= 100 \text{ nF}, \\ \text{T}_A &= \text{Full range}, \\ \text{See timing diagram} \end{split}$ | 1.1 | 2.1 | 4.2 | ms |
| ^t PLH | Propagation delay time, low-to-high-level output | | RESET | V | | | 20 | |
| ^t PHL | Propagation delay time, high-to-low-level output | CENICE | KESET | $V_{IH} = V_{IT+} max + 0.2 V,$ $V_{IL} = V_{IT-} min - 0.2 V,$ $\overline{V_{IL}} = V_{IT-} min - 0.2 V,$ | | | 5 | |
| ^t PLH | Propagation delay time, low-to-high-level output | SENSE | RESET | $\label{eq:RESIN} \begin{split} \overline{\text{RESIN}} &= 0.7 \times \text{V}_{DD}, \\ \text{CONTROL} &= 0.2 \times \text{V}_{DD}, \\ \text{CT} &= \text{NC}^{\dagger} \end{split}$ | | | 5 | μs |
| ^t PHL | Propagation delay time, high-to-low-level output | | | | | | 20 | |
| ^t PLH | Propagation delay time, low-to-high-level output | | RESET VIH = 0. | V. 07×V | | | 20 | μs |
| ^t PHL | Propagation delay time, high-to-low-level output | RESIN | RESET | $\begin{split} &V_{IH} = 0.7 \times V_{DD}, \\ &V_{IL} = 0.2 \times V_{DD}, \\ &SENSE = V_{IT+} max + 0.2 \text{ V}, \\ &CONTROL = 0.2 \times V_{DD}, \\ &CT = NC^{\dagger} \end{split}$ | | | 60 | |
| ^t PLH | Propagation delay time, low-to-high-level output | RESIN | RESET | | | | 65 | ns |
| ^t PHL | Propagation delay time, high-to-low-level output | | KESET | C1 = NC1 | | | 20 | μs |
| ^t PLH | Propagation delay time, low-to-high-level output | CONTROL | RESET | $V_{IH} = 0.7 \times V_{DD},$ $V_{IL} = 0.2 \times V_{DD},$ SENSE = V_{IT+} max + 0.2 V, | | | 58 | ns |
| ^t PHL | Propagation delay time, high-to-low-level output | CONTROL | RESET | $\frac{\text{SENSE} = V_{\text{II}} + \text{IIIAX} + 0.2 \text{ V},}{\text{RESIN} = 0.7 \times \text{V}_{\text{DD}},}$ $\text{CT} = \text{NC}^{\dagger}$ | | | 58 | ns |
| | Low-level minimum pulse duration to switch RESET and RESET | SENSE | | $V_{IH} = V_{IT+} max + 0.2 V,$ $V_{IL} = V_{IT-} min - 0.2 V,$ | 3 | | | _ |
| | | RESIN | | $V_{IL} = 0.2 \times V_{DD},$ $V_{IH} = 0.7 \times V_{DD}$ | 1 | | | μs |
| t _r | Rise time | | RESET | 10% to 90% | | 8 | | |
| t _f | Fall time | and RESET | | 90% to 10% | 4 | | | ns/V |

 $[\]frac{1}{1}$ NC = No capacitor, and includes up to 100-pF probe and jig capacitance.


PARAMETER MEASUREMENT INFORMATION



NOTES: A. For switching characteristics, $R_L = 2 \text{ k}\Omega$. B. $C_L = 50 \text{ pF}$ includes jig and probe capacitance.

Figure 1. RESET AND RESET Output Configurations

I, Q, and Y suffixed devices



M suffixed devices




Figure 2. Input Pulse Definition Waveforms

TYPICAL CHARACTERISTICS




Figure 3




Figure 4




Figure 5




Figure 6

TYPICAL CHARACTERISTICS

INPUT CURRENT vs INPUT VOLTAGE AT SENSE




Figure 7

MINIMUM PULSE DURATION AT SENSE vs

SENSE THRESHOLD OVERDRIVE




Figure 8



APPLICATION INFORMATION




Figure 9. Reset Controller in a Microcomputer System




Figure 10. Data Retention During Power Down Using Static CMOS RAMs

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated