- Power-On Reset Generator
- Automatic Reset Generation After Voltage Drop
- Precision Voltage Sensor
- Temperature-Compensated Voltage Reference
- Programmable Delay Time by External Capacitor
- Supply Voltage Range . . . 2 V to 6 V
- Defined RESET Output from V_{DD} ≥1 V
- Power-Down Control Support for Static RAM With Battery Backup
- Maximum Supply Current of 16 μA
- Power Saving Totem-Pole Outputs
- Temperature Range . . . –40°C to 125°C





The TLC77xx family of micropower supply voltage supervisors provide reset control, primarily in microcomputer and microprocessor systems.


During power-on, \overline{RESET} is asserted when V_{DD} reaches 1 V. After minimum V_{DD} (\geq 2 V) is established, the circuit monitors SENSE voltage and keeps the reset outputs active as long as SENSE voltage ($V_{I(SENSE)}$) remains below the threshold voltage. An internal timer delays return of the output to the inactive state to ensure proper system reset. The delay time, t_d , is determined by an external capacitor:

$$t_{d} = 2.1 \times 10^{4} \times C_{T}$$
 Where
$$C_{T} \text{ is in farads}$$

t_d is in seconds







Except for the TLC7701, which can be customized with two external resistors, each supervisor has a fixed SENSE threshold voltage set by an internal voltage divider. When SENSE voltage drops below the threshold voltage, the outputs become active and stay in that state until SENSE voltage returns above threshold voltage and the delay time, $t_{\rm cl}$, has expired.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS087K - DECEMBER 1994 - REVISED JULY 1999

description (continued)

In addition to the power-on-reset and undervoltage-supervisor function, the TLC77xx adds power-down control support for static RAM. When CONTROL is tied to GND, RESET will act as active high. The voltage monitor contains additional logic intended for control of static memories with battery backup during power failure. By driving the chip select (CS) of the memory circuit with the RESET output of the TLC77xx and with the CONTROL driven by the memory bank select signal (CSH1) of the microprocessor (see Figure 10), the memory circuit is automatically disabled during a power loss. (In this application the TLC77xx power has to be supplied by the battery.)

The TLC77xxI is characterized for operation over a temperature range of -40° C to 85° C; the TLC77xxQ is characterized for operation over a temperature range of -40° C to 125° C; and the TLC77xxM is characterized for operation over the full Military temperature range of -55° C to 125° C.

AVAILABLE OPTIONS

				PACKAGED	DEVICES		
TA	THRESHOLD VOLTAGE (V)	SMALL OUTLINE (D)†	CHIP CARRIER (FK)	CERAMIC DIP (JG)	CERAMIC DUAL FLATPACK (U)	PLASTIC DIP (P)	THIN SHRINK SMALL OUTLINE (PW)‡
	1.1	TLC7701ID	_	_	_	TLC7701IP	TLC7701IPW
-40°C	2.25	TLC7725ID	_	_	_	TLC7725IP	TLC7725IPW
to	2.63	TLC7703ID	_	_	_	TLC7703IP	TLC7703IPW
85°C	2.93	TLC7733ID	_	_	_	TLC7733IP	TLC7733IPW
	4.55	TLC7705ID	_	_	_	TLC7705IP	TLC7705IPW
	1.1	TLC7701QD	_	_	_	TLC7701QP	TLC7701QPW
-40°C	2.25	TLC7725QD	_	_	_	TLC7725QP	TLC7725QPW
to	2.63	TLC7703QD	_	_	_	TLC7703QP	TLC7703QPW
125°C	2.93	TLC7733QD	_	_	_	TLC7733QP	TLC7733QPW
	4.55	TLC7705QD	_	_	_	TLC7705QP	TLC7705QPW
−55°C to	2.93	_	TLC7733MFK	TLC7733MJG	_	_	_
to 125°C	4.55	_	TLC7705MFK	TLC7705MJG	TLC7705MU	_	_


[†] The D package is available taped and reeled. Add the suffix R to the device type when ordering (e.g., TLC7705QDR).

FUNCTION TABLE

CONTROL	RESIN	V _I (SENSE)>V _{IT+}	RESET	RESET
L	L	False	Н	L
L	L	True	Н	L
L	Н	False	Н	L
L	Н	True	L§	Н§
Н	L	False	Н	L
Н	L	True	Н	L
Н	Н	False	Н	L
Н	Н	True	Н	Н§

[§] RESET and RESET states shown are valid for t > t_d.

logic symbol¶




[¶] This symbol is in accordance with ANSI/IEEE Std 91–1984 and IEC Publication 617-12.



[‡]The PW package is only available left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TLC7705QPWLE).


functional block diagram



- [†] Outputs are totem-pole configuration. External pullup or pulldown resistors are not required.
- ‡ Nominal values:

		R1 (Typ)	R2 (Typ)
	TLC7701	0	8
	TLC7725	600 kΩ	600 kΩ
	TLC7703	698 kΩ	502 kΩ
	TLC7733	750 kΩ	450 kΩ
	TLC7705	910 kΩ	290 kΩ

timing diagram



SLVS087K - DECEMBER 1994 - REVISED JULY 1999

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	7 V
Input voltage range, CONTROL, RESIN, SENSE (see Note 1)	0.3 V to 7 V
Maximum low output current, I _{OL}	10 mA
Maximum high output current, IOH	
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{DD}$)	±10 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DD})	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : TL77xxI	–40°C to 85°C
TL77xxQ	–40°C to 125°C
TL77xxM	–55°C to 125°C
Storage temperature range, T _{stg}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	377 mW	145 mW
FK	1375 mW	11.0 mW/°C	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	546 mW	210 mW
Р	1000 mW	8.0 mW/°C	520 mW	200 mW
PW	525 mW	4.2 mW/°C	273 mW	105 mW
U	700 mW	5.5 mW/°C	370 mW	150 mW

recommended operating conditions at specified temperature range

			MIN	MAX	UNIT	
Supply voltage, V _{DD}			2	6	V	
Input voltage, V _I			0	V		
gh-level input voltage at RESIN and CONTROL [‡] , VIH 0.7×VDD				V		
Low-level input voltage at RESIN and CONTR	OL‡, V _{IL}			0.2×V _{DD}		
High-level output current, IOH	V>07V			-2	mA	
Low-level output current, IOL	ROL [‡] , V _{IL} V _{DD} ≥ 2.7 V		2	mA		
Input transition rise and fall rate at RESIN and	CONTROL, Δt/ΔV			100	ns/V	
Operating free air temperature range. Te	TLC77xxI		-40	85	°C	
Operating free-air temperature range. To	125					
Operating free-air temperature range, TA	TLC77xxM		-55	125	°C	

 $[\]ddagger$ To ensure a low supply current, V_{IL} should be kept < 0.3 V and V_{IH} > V_{DD} = 0.3 V.



electrical characteristics over recommended operating conditions (see Note 2) (unless otherwise noted)

	DADAMET.					ГС77хх		
	PARAMETE	ER .		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
				V _{DD} = 2 V	1.8			
\/ - · ·	I Park January and Br	I _{OH} = -20 μ	A	V _{DD} = 2.7 V	2.5			V
Vон	High-level output voltage			V _{DD} = 4.5 V	4.3			V
		$I_{OH} = -2 \text{ m/s}$	4	V _{DD} = 4.5 V	3.7			
				V _{DD} = 2 V			0.2	
\ _{\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\}	Low-level output voltage	I _{OL} = 20 μA		V _{DD} = 2.7 V			0.2	V
VOL	Low-level output voltage			V _{DD} = 4.5 V			0.2	V
		$I_{OL} = 2 \text{ mA}$		V _{DD} = 4.5 V			0.5	
			TLC7701		1.04	1.1	1.16	
			TLC7725		2.18	2.25	2.32	
V _{IT} _	Negative-going input thresh SENSE (see Note 3)	old voltage,	TLC7703	$V_{DD} = 2 V \text{ to } 6 V$	2.56	2.63	2.70	\ \
	OLIVOL (SCC NOIC S)		TLC7733	1	2.86	2.93	3	
			TLC7705	1	4.47	4.55	4.63	
	Hysteresis voltage, SENSE		TLC7701	V _{DD} = 2 V to 6 V		30		mV
			TLC7725					
V _{hys}			TLC7703,	VDD = 2 V to 6 V		70		mV
			TLC7733,	VDD = 2 V to 6 V	/0			
			TLC7705					
V _{res}	Power-up reset voltage‡			I _{OL} = 20 μA			1	V
		RESIN		$V_I = 0 V \text{ to } V_{DD}$			2	
l	land a compart	CONTROL		$V_I = V_{DD}$		7	15	μΑ
11	Input current	SENSE		V _I = 5 V		5	10	
		SENSE, TLC	7701 only	V _I = 5 V			2	
IDD	Supply current		$\overline{\text{RESIN}} = \text{V}_{\text{DD}},$ $\text{SENSE} = \text{V}_{\text{DD}} \ge \text{V}_{\text{IT}} \text{max} + 0.2 \text{ V}$ $\text{CONTROL} = 0 \text{ V}, \text{Outputs open}$		9	16	μА	
I _{DD(d)}	I _{DD(d)} Supply current during t _d			$\begin{split} &\frac{V_{DD}=5 \text{ V,}}{\text{RESIN}}=V_{DD}, &\text{SENSE}=V_{DD},\\ &\text{CONTROL}=0 \text{ V,} &\text{Outputs open} \end{split}$		120	150	μΑ
Cl	Input capacitance, SENSE			$V_I = 0 V \text{ to } V_{DD}$		50		pF

[†] Typical values apply at $T_A = 25$ °C.



[‡] The lowest supply voltage at which $\overline{\text{RESET}}$ becomes active. The symbol V_{res} is not currently listed within EIA or JEDEC standards for semiconductor symbology. Rise time of $V_{\text{DD}} \ge 15 \ \mu\text{s/V}$.

NOTES: 2. All characteristics are measured with $C_T = 0.1 \mu F$.

^{3.} To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be connected near the supply terminals.

SLVS087K - DECEMBER 1994 - REVISED JULY 1999

electrical characteristics over recommended operating conditions (see Note 2) (unless otherwise noted)

						Т	LC77xxN	1	
	PARAME	TER		TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
				V== - 2 V	T _A = 25°C	1.8			
				$V_{DD} = 2 V$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	1.7			
		10 20	Λ.	V== 0.7.V	T _A = 25°C	2.5			
	High-level output	I _{OH} = -20 μ/	А	$V_{DD} = 2.7 V$	$T_A = -55^{\circ}C$ to $125^{\circ}C$	2.3			V
VOH	voltage			V== - 4 E V	T _A = 25°C	4.3			V
				V _{DD} = 4.5 V	$T_A = -55^{\circ}C$ to $125^{\circ}C$	4.2			
		I _{OH} = -2 mA		V _{DD} = 4.5 V	T _A = 25°C	3.7			
		10H = -2 111A	1	VDD = 4.5 V	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	3.6			
				V== - 2 V	T _A = 25°C			0.2	
				$V_{DD} = 2 V$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			0.2	
		10. 204		V== 0.7.V	T _A = 25°C			0.2	
\/-·	Low-level output	I _{OL} = 20 μA		$V_{DD} = 2.7 V$	$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.2	
VOL	voltage	I _{OL} = 2 mA		V _{DD} = 4.5 V	T _A = 25°C			0.2	V
					$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.2	
				V _{DD} = 4.5 V	T _A = 25°C			0.5	
				VDD = 4.5 V	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			0.5	
\/	Negative-going input thr	eshold	TLC7733	\/== - 2 \/ to 6 \/		2.86	2.93	3.1	V
VIT-	voltage, SENSE (see No	ote 3)	TLC7705	VDD = 2 V 10 6 V	$V_{DD} = 2 \text{ V to 6 V}$		4.5	4.8	V
V _{hys}	Hysteresis voltage, SEN	ISE		V _{DD} = 2 V to 6 V	V _{DD} = 2 V to 6 V		70		mV
V _{res}	Power-up reset voltage	ţ		I _{OL} = 20 μA				1	V
		RESIN		$V_I = 0 V \text{ to } V_{DD}$				2	
١.		CONTROL		$V_I = V_{DD}$			7	15	^
1 ₁	Input current	SENSE		V _I = 5 V			5	10	μΑ
		SENSE, TLC	7701 only	V _I = 5 V				2	
I _{DD}	Supply current			$\overline{\text{RESIN}} = V_{\text{DD}},$ $\text{SENSE} = V_{\text{DD}} \ge V$ $\text{CONTROL} = 0 \text{ V},$			9	16	μА
I _{DD(d)}	Supply current during t _d		TLC7733	$\frac{V_{CT} = 0}{RESIN} = V_{DD},$ $CONTROL = 0 V,$	V _{DD} = 3.3 V			250	μΑ
<i>DD</i> (d)			TLC7705	SENSE = V _{DD} , Outputs open	V _{DD} = 5 V		120	150	Fr
Cl	Input capacitance, SEN	SE		$V_I = 0 V \text{ to } V_{DD}$			50		pF

[†] Typical values apply at $T_A = 25$ °C.



[‡] The lowest supply voltage at which RESET becomes active. The symbol V_{res} is not currently listed within EIA or JEDEC standards for semiconductor symbology. Rise time of $V_{\mbox{DD}} \geq 15~\mu\mbox{s/V}.$

NOTES: 2. All characteristics are measured with $C_T = 0.1 \mu F$.

^{3.} To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near the supply terminals.

switching characteristics at V_{DD} = 5 V, R_L = 2 k Ω , C_L = 50 pF, T_A = 25°C

PARAMETER		MEASUR	ED		Т			
		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _d	Delay time	VI(SENSE) ≥ VIT+	RESET and RESET	$\overline{RESIN} = 0.7 \times V_{DD},$ $CONTROL = 0.2 \times V_{DD},$ $C_T = 100 \text{ nF},$ See timing diagram	1.1	2.1	4.2	ms
^t PLH	Propagation delay time, low-to-high-level output		DECET	V V			20	
^t PHL	Propagation delay time, high-to-low-level output	SENSE	RESET	$V_{IH} = V_{IT+} max + 0.2 \text{ V},$ $V_{IL} = V_{IT-} min - 0.2 \text{ V},$ $RESIN = 0.7 \times V_{DD},$			5	
^t PLH	Propagation delay time, low-to-high-level output	SENSE	DECET	CONTROL = $0.7 \times V_{DD}$, $CT = NC^{\dagger}$			5	μs
^t PHL	Propagation delay time, high-to-low-level output		RESET	CT = NCT			20	
^t PLH	Propagation delay time, low-to-high-level output		RESET	V. 07.1V			20	μs
^t PHL	Propagation delay time, high-to-low-level output	RESIN -		$V_{IH} = 0.7 \times V_{DD}$, $V_{IL} = 0.2 \times V_{DD}$, $SENSE = V_{IT+}max + 0.2 V$,			40	
^t PLH	Propagation delay time, low-to-high-level output		RESET	SENSE = $V_{ T+}$ max + 0.2 v, CONTROL = 0.2 × V_{DD} , CT = NC †			45	ns
tPHL	Propagation delay time, high-to-low-level output		RESET	CT = NCT			20	μs
^t PLH	Propagation delay time, low-to-high-level output	evel output	RESET	$V_{IH} = 0.7 \times V_{DD},$ $V_{IL} = 0.2 \times V_{DD},$ $SENSE = V_{IT+}max + 0.2 V,$			38	ns
^t PHL	Propagation delay time, high-to-low-level output	CONTROL	RESET	$\overline{\text{RESIN}} = 0.7 \times \text{V}_{\text{DD}},$ $CT = \text{NC}^{\dagger}$			38	ns
	Low-level minimum pulse	SENSE		$V_{IH} = V_{IT+} max + 0.2 V,$ $V_{IL} = V_{IT-} min - 0.2 V,$				
	duration to switch RESET and RESET	RESIN		$V_{IL} = 0.2 \times V_{DD},$ $V_{IH} = 0.7 \times V_{DD}$	1			μs
t _r	Rise time		RESET	10% to 90%		8		
t _f	Fall time	<u> </u>	and RESET	90% to 10%		4		ns/V

 $[\]frac{1}{1}$ NC = No capacitor, and includes up to 100-pF probe and jig capacitance.

SLVS087K - DECEMBER 1994 - REVISED JULY 1999


switching characteristics at $\rm V_{DD}$ = 5 V, $\rm R_{L}$ = 2 k $\Omega,\, C_{L}$ = 50 pF

		MEASURI	ED			TLC77xxM				
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT	
^t d	Delay time	VI(SENSE) [≥] VIT+	RESET and RESET	RESIN = 2.7 V, CONTROL = 0.4 V, C _T = 100 nF, See timing diagram	25°C	1.1	2.1	4.2	ms	
					25°C			20		
tou	Propagation delay time, low-to-high-level	SENSE	RESET	$V_{IH} = V_{IT+}$ max + 0.2 V, $V_{IL} = V_{IT-}$ min - 0.2 V, RESIN = 2.7 V,	Full range			24	μs	
^t PLH	output	SLINGE		CONTROL = 0.4 V,	25°C			5		
			RESET	CT = NC [†]	Full range			7	μs	
					25°C			5		
tPHL	Propagation delay time, high-to-low-level	SENSE	RESET	$V_{IH} = V_{IT+}$ max + 0.2 V, $V_{IL} = V_{IT-}$ min – 0.2 V, RESIN = 2.7 V,	Full range			7	μs	
'PHL	output	SLIVSL		CONTROL = 0.4 V,	25°C			20		
			RESET	CT = NC [†]	Full range			24	μs	
	Propagation delay time, low-to-high-level output			.,	25°C			20		
tour		RESIN	RESET	$V_{IH} = 2.7 \text{ V},$ $V_{IL} = 0.4 \text{ V},$ SENSE = V_{IT+} max + 0.2 V,	Full range			24	μs	
^t PLH				CONTROL = 0.4 V,	25°C			45		
			RESET	CT = NC [†]	Full range			65	ns	
		RESIN	RESET	V _{IH} = 2.7 V, V _{IL} = 0.4 V, SENSE = V _{IT+} max + 0.2 V, CONTROL = 0.4 V,	25°C			40		
to	Propagation delay time, high-to-low-level				Full range			60	ns	
^t PHL	output	KLSIN			25°C			20		
				RESET	CT = NC [†]	Full range			24	μs
	Propagation delay			.,	25°C			38		
^t PLH	time, low-to-high-level output	CONTROL	RESET	$V_{IH} = 2.7 \text{ V},$ $V_{IL} = 0.4 \text{ V},$ SENSE = V_{IT+} max + 0.2 V,	Full range			58	ns	
	Propagation delay	CONTROL	NESET	RESIN = 2.7 V,	25°C			38		
^t PHL	time, high-to-low-level output			CT = NC [†]	Full range			58	ns	
	Low-level minimum	SENSE		$V_{IH} = V_{IT+} max + 0.2 V,$ $V_{IL} = V_{IT-} min - 0.2 V,$	Full	3				
	pulse duration	RESIN		V _{IL} = 0.4 V, V _{IH} = 2.7 V	range	1			μs	
t _r	Rise time		RESET	10% to 90%	Full		8		ns/V	
t _f	Fall time		and RESET	90% to 10%	range		4		115/ V	

[†] NC = No capacitor, and includes up to 100-pF probe and jig capacitance.




PARAMETER MEASUREMENT INFORMATION



NOTES: A. For switching characteristics, RL = 2 k Ω . B. CL = 50 pF includes jig and probe capacitance.

Figure 1. RESET AND RESET Output Configurations

I, Q, and Y suffixed devices



M suffixed devices





Figure 2. Input Pulse Definition Waveforms

TYPICAL CHARACTERISTICS








Figure 5




Figure 4




Figure 6

TYPICAL CHARACTERISTICS

INPUT CURRENT vs INPUT VOLTAGE AT SENSE




Figure 7

MINIMUM PULSE DURATION AT SENSE vs

SENSE THRESHOLD OVERDRIVE




Figure 8



APPLICATION INFORMATION




Figure 9. Reset Controller in a Microcomputer System





Figure 10. Data Retention During Power Down Using Static CMOS RAMs

MECHANICAL DATA

D (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012

MECHANICAL DATA

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



MECHANICAL DATA

JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL-STD-1835 GDIP1-T8

MECHANICAL DATA

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Falls within JEDEC MS-001

MECHANICAL DATA

PW (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

MECHANICAL DATA

U (S-GDFP-F10)

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F10 and JEDEC MO-092AA

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated