# SPST (NO) Normally Open Analog Switch

The MC74VHC1G66, NLVHC1G66 is a single pole single throw (SPST) analog switch. It achieves high speed propagation delays and low ON resistances while maintaining low power dissipation. This bilateral switch controls analog and digital voltages that may vary across the full power–supply range (from  $V_{CC}$  to GND).

The MC74VHC1G66, NLVHC1G66 is compatible in function to a single gate of the High Speed CMOS MC74VHC4066 and the metal–gate CMOS MC14066. The device has been designed so that the ON resistances ( $R_{ON}$ ) are much lower and more linear over input voltage than  $R_{ON}$  of the metal–gate CMOS or High Speed CMOS analog switches.

The newer NLVHC offers the same functionality in a 1.2x1.0x0.55mm UDFN6 package.

The ON/OFF control inputs are compatible with standard CMOS outputs. The ON/OFF control input structure provides protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. This input structure helps prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

#### **Features**

- High Speed:  $t_{PD} = 20 \text{ ns (Typ)}$  at  $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation:  $I_{CC} = 1.0 \mu A$  (Max) at  $T_A = 25^{\circ}C$
- Diode Protection Provided on Inputs and Outputs
- Improved Linearity and Lower ON Resistance over Input Voltage
- Chip Complexity: 11 FETs or 3 Equivalent Gates
- ON/OFF Control Input has OVT
- Chip Complexity: FETs = 11
- Pb-Free Packages are Available



#### ON Semiconductor®

http://onsemi.com


#### **MARKING DIAGRAMS**



SC-88A DF SUFFIX CASE 419A



TSOP-5 DT SUFFIX CASE 483









V9, V = Specific Device Code

M = Date Code

= Assembly Location

= Year

W = Work Week

= Pb-Free Package
 (Note: Microdot may be in either location)

\*Date Code orientation may vary depending

Date Code orientation may vary depending upon manufacturing location.

#### **PIN ASSIGNMENT**

1	IN/OUT X <sub>A</sub>	
2	OUT/IN Y <sub>A</sub>	
3	GND	
4	ON/OFF CONTROL	
5	V <sub>CC</sub>	

#### **FUNCTION TABLE**

On/Off Control Input	State of Analog Switch
L	Off
Н	On

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.





Figure 1. Pinout Diagrams



#### **MAXIMUM RATINGS**

Symbol	Characte	ristics	Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5 to +7.0	V
V <sub>IN</sub>	Digital Input Voltage		-0.5 to +7.0	V
V <sub>IS</sub>	Analog Output Voltage		-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Digital Input Diode Current		-20	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND		+25	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
$T_L$	Lead Temperature, 1 mm from Case for	10 Seconds	260	°C
TJ	Junction Temperature Under Bias		+150	°C
$\theta_{JA}$	Thermal Resistance	SC70-5 (Note 1) SOT23-5	350 230	°C/W
P <sub>D</sub>	Power Dissipation in Still Air at 85°C	SC70-5 SOT23-5	150 200	mW
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	> 2000 > 200 N/A	V
I <sub>LATCH-UP</sub>	Latch-Up Performance Above V	<sub>CC</sub> and Below GND at 125°C (Note 5)	±500	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.
- 2. Tested to EIA/JESD22-A114-A.
- 3. Tested to EIA/JESD22-A115-A.
- 4. Tested to JESD22-C101-A.
- 5. Tested to EIA/JESD78.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Characteristics		Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage		2.0	5.5	V
V <sub>IN</sub>	DC Input Voltage		GND	5.5	V
V <sub>IS</sub>	DC Output Voltage		GND	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature Range		-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time V <sub>CC</sub> ON/OFF Control Input V <sub>CC</sub>	= 3.3 V ± 0.3 V = 5.0 V ± 0.5 V	0 0	100 20	ns/V

# Device Junction Temperature versus Time to 0.1% Bond Failures

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 3. Failure Rate vs. Time Junction Temperature

#### DC ELECTRICAL CHARACTERISTICS

			v <sub>cc</sub>	T <sub>A</sub> =	25°C	T <sub>A</sub> ≤	85°C	-55 ≤ T <sub>A</sub>	≤ 125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Max	Min	Max	Min	Max	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage ON/OFF Control Input	R <sub>ON</sub> = Per Spec	2.0 3.0 4.5 5.5	1.5 2.1 3.15 3.85		1.5 2.1 3.15 3.85		1.5 2.1 3.15 3.85		V
V <sub>IL</sub>	Maximum Low-Level Input Voltage ON/OFF Control Input	R <sub>ON</sub> = Per Spec	2.0 3.0 4.5 5.5		0.5 0.9 1.35 1.65		0.5 0.9 1.35 1.65		0.5 0.9 1.35 1.65	V
I <sub>IN</sub>	Maximum Input Leakage Current ON/OFF Control Input	$V_{IN} = V_{CC}$ or GND	0 to 5.5		±0.1		±1.0		±1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $V_{IO} = 0$ V	5.5		1.0		20		40	μΑ
R <sub>ON</sub>	Maximum "ON" Resistance	$V_{IN} = V_{IH}$ $V_{IS} = V_{CC}$ or GND $ I_{IS}  \le 5$ mA (Figure 4)	3.0 4.5 5.5		60 45 40		70 50 45		100 60 55	Ω
l <sub>OFF</sub>	Maximum Off-Channel Leakage Current	$V_{IN} = V_{IL}$ $V_{IS} = V_{CC}$ or GND Switch Off (Figure 5)	5.5		0.1		0.5		1.0	μА

## AC ELECTRICAL CHARACTERISTICS $C_{load} = 50 \text{ pF}$ , Input $t_{r}/t_{f} = 3.0 \text{ ns}$

			Vcc	Т	T <sub>A</sub> = 25°C		$T_A \le$	85°C	-55 ≤ T <sub>A</sub>	≤ 125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input X to Y	Y <sub>A</sub> = Open Figure 14	2.0 3.0 4.5 5.5		1 0.6 0.6 0.6	5 2 1 1		6 3 1 1		7 4 2 1	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, ON/OFF Control to Analog Output	$R_L$ = 1000 $Ω$ Figure 15	2.0 3.0 4.5 5.5		32 28 24 20	40 35 30 25		45 40 35 30		50 45 40 35	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Propagation Delay, ON/OFF Control to Analog Output	$R_L$ = 1000 $Ω$ Figure 15	2.0 3.0 4.5 5.5		32 28 24 20	40 35 30 25		45 40 35 30		50 45 40 35	ns
C <sub>IN</sub>	Maximum Input	ON/OFF Control Input	0.0		3	10		10		10	pF
	Capacitance	Control Input = GND Analog I/O Feedthrough	5.0		4 4	10 10		10 10		10 10	

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Note 6)	18	pF

<sup>6.</sup> C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I<sub>CC(OPR)</sub> = C<sub>PD</sub> • V<sub>CC</sub> • f<sub>in</sub> + I<sub>CC</sub>. C<sub>PD</sub> is used to determine the no–load dynamic power consumption; P<sub>D</sub> = C<sub>PD</sub> • V<sub>CC</sub><sup>2</sup> • f<sub>in</sub> + I<sub>CC</sub> • V<sub>CC</sub>.

#### ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

Symbol	Parameter	Test Conditions	V <sub>CC</sub>	Limit 25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response Figure 10	$\begin{array}{l} f_{in} = 1 \text{ MHz Sine Wave} \\ \text{Adjust } f_{in} \text{ voltage to obtain 0 dBm at V}_{OS} \\ \text{Increase } f_{in} = \text{frequency until dB meter reads } -3 \text{ dB} \\ R_L = 50  \Omega \end{array}$	3.0 4.5 5.5	150 175 180	MHz
ISO <sub>off</sub>	Off–Channel Feedthrough Isolation Figure 11	$f_{in}$ = Sine Wave Adjust $f_{in}$ voltage to obtain 0 dBm at $V_{IS}$ $f_{in}$ = 10 kHz, $R_L$ = 600 $\Omega$	3.0 4.5 5.5	-80 -80 -80	dB
NOISE <sub>feed</sub>	Feedthrough Noise Control to Switch Figure 12	$V_{in} \le 1$ MHz Square Wave $(t_r = t_f = 2 \text{ ns})$ $R_L = 600 \ \Omega$	3.0 4.5 5.5	45 60 130	$mV_{PP}$
THD	Total Harmonic Distortion Figure 13	$\begin{array}{l} f_{in} = 1 \text{ kHz, } R_L = 10 \text{ k}\Omega \\ \text{THD} = \text{THD}_{Measured} - \text{THD}_{Source} \\ \text{V}_{IS} = 3.0 \text{ V}_{PP} \text{ sine wave} \\ \text{V}_{IS} = 5.0 \text{ V}_{PP} \text{ sine wave} \end{array}$	3.3 5.5	0.30 0.15	%




Figure 4. On Resistance Test Set-Up




Figure 5. Maximum Off-Channel Leakage Current Test Set-Up




Figure 6. Maximum On-Channel Leakage Current Test Set-Up




Figure 7. Propagation Delay Test Set-Up

Switch to Position 2 when testing  $t_{PLZ}$  and  $t_{PZL}$  Switch to Position 1 when testing  $t_{PHZ}$  and  $t_{PZH}$ 




Figure 8. Propagation Delay Output Enable/Disable
Test Set-Up

Figure 9. Power Dissipation Capacitance
Test Set-Up




Figure 10. Maximum On-Channel Bandwidth
Test Set-Up




Figure 11. Off-Channel Feedthrough Isolation
Test Set-Up




Figure 12. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up




Figure 13. Total Harmonic Distortion Test Set-Up




Figure 14. Propagation Delay, Analog In to Analog Out Waveforms




Figure 15. Propagation Delay, ON/OFF Control


#### **DEVICE ORDERING INFORMATION**


Device Order Number	Package Type	Shipping <sup>†</sup>
MC74VHC1G66DFT1	SC-88A	3000 / Tape & Reel
MC74VHC1G66DFT1G	SC-88A (Pb-Free)	3000 / Tape & Reel
MC74VHC1G66DFT2	SC-88A	3000 / Tape & Reel
MC74VHC1G66DFT2G	SC-88A (Pb-Free)	3000 / Tape & Reel
MC74VHC1G66DTT1	TSOP-5	3000 / Tape & Reel
MC74VHC1G66DTT1G	TSOP-5 (Pb-Free)	3000 / Tape & Reel
NLVHC1G66MUR2G	UDFN6 (Pb-Free)	3000 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

#### SC-88A, SOT-353, SC-70 CASE 419A-02 **ISSUE J**








- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. 419A-01 OBSOLETE. NEW STANDARD 419A-02.
  4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. BURRS.

	INCHES		MILLIN	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.071	0.087	1.80	2.20
В	0.045	0.053	1.15	1.35
С	0.031	0.043	0.80	1.10
D	0.004	0.012	0.10	0.30
G	0.026	BSC	0.65	BSC
Н		0.004		0.10
J	0.004	0.010	0.10	0.25
K	0.004	0.012	0.10	0.30
N	0.008	0.008 REF		REF
S	0.079	0.087	2.00	2.20


#### **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS


#### TSOP-5, SOT23-5 CASE 483-02 ISSUE F



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: MILLIMETERS.
   MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS.
- THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
  OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.

	MILLIMETERS				
DIM	MIN	MAX			
Α	3.00	BSC			
В	1.50 BSC				
C	0.90	1.10			
D	0.25	0.50			
G	0.95	BSC			
Н	0.01	0.10			
J	0.10	0.26			
K	0.20	0.60			
L	1.25	1.55			
М	0 °	10 °			
S	2.50	3.00			


#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

UDFN6, 1.2x1.0, 0.4P CASE 517AA-01 **ISSUE A** 




**BOTTOM VIEW** 

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND
- 0.30 mm FROM TERMINAL.
  COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS	
DIM	MIN	MAX
Α	0.45	0.55
A1	0.00	0.05
A3	0.127 REF	
b	0.15	0.25
D	1.00 BSC	
Е	1.20 BSC	
е	0.40 BSC	
L	0.30	0.40
L2	0.40	0.50

#### **MOUNTING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative