# Application Notes Hitachi Single-Chip Microcomputer Technical Questions and Answers H8/500 CPU

# How to Use Microcomputer Technical Questions and Answers

Technical Questions and Answers has been created by arranging technical questions actually asked by users of Hitachi microcomputers in a question-and-answer format. It should be read for technical reference in conjunction with the User's Manual.

Technical Questions and Answers can be read before beginning a microcomputer application design project to gain a more thorough understanding of the microcomputer, or during the design process to check up on difficult points.

# Contents

		Q&A No.	Page
Re	gisters		
(1)	Register contents after power-up reset	QA8500 - 001B	1
(2)	Page registers in single-chip mode and expanded minimum modes	QA8500 - 002B	2
(3)	DP contents in unconditional jump within page	QA8500 - 036A	3
Int	errupts		
(1)	Interrupt sampling and acceptance	QA8500 - 004B	4
(2)	Holding of disabled external interrupts	QA8500 - 004B	5
(3)	Disabling of invalid instruction exceptions	QA8500 - 008A	6
(4)	Interrupt contention while waiting for instruction execution to end	QA8500 - 028A	7
(5)	Time of clearing of IRQ <sub>n</sub> interrupt request signal	QA8500 - 020A	9
(6)	Requirements for enabling interrupts	QA8500 - 031A	11
(7)	Maximum wait after BREQ	QA8500 - 031A	12
(8)	Clearing of interrupt request enable bits and pending interrupts	QA8500 - 034A	13
(9)	Acceptance of NMI during NMI handling	-	13
(9)	Acceptance of Nivii during Nivii nanding	QA8500 - 035A	14
Res	set		
(1)	NMI sampling and acceptance immediately after a reset	QA8500 - 009B	15
(2)	Stack pointer initialization immediately after a reset	QA8500 - 010B	17
(3)	Pin states at power-up reset	QA8500 - 037A	18
Pov	wer-down state		
(1)	Hardware standby mode entry timing	QA8500 - 011B	19
(2)	Instruction execution at changeover to hardware standby mode	QA8500 - 011B	20
(3)	Mode pins in hardware standby mode	QA8500 - 014B	21
(4)	Recovery from hardware standby mode	QA8500 - 014B	22
(5)	Notes on entering sleep mode	QA8500 - 010B	23
(6)	Interrupts during fetching and execution of SLEEP instruction	QA8500 - 020B	24
(7)	Sampling and acceptance of interrupts during sleep mode	QA8500 - 020B	25
(8)	Execution time for entering software standby mode	QA8500 - 027A	26
(0)	Execution time for entering software standay mode	QA6300 - 027A	20
Ins	tructions		
(1)	BRN instruction	QA8500 - 023B	27
a 4			
	tware	0.4.0500 022.4	20
(1)	Reserved addresses in interrupt vector area	QA8500 - 033A	28
Mi	scellaneous		
	Access to on-chip registers while bus is released	QA8500 - 029A	29

Product	H8/500 CPU Q&A No. QA8500 - 001B					
Topic	Register contents after power-up r	eset				
Question  1. What	are the CPU register contents after	a power-up	reset?	Classification—H8/500  Registers Read timing Write timing Interrupts Reset External expansion Power-down state  Instructions Software Development tools		
vector registr 0. Reg SR bi In ma from tundet	nimum mode, the program counter of table. The interrupt mask bits (I <sub>2</sub> , er (SR) are set to 1, and the trace bigisters R0 to R7, the base register (Its have undetermined values.  ximum mode the code page register the vector table. Other page register ermined values. Registers other that ers are the same as in minimum modern table.	I <sub>1</sub> , I <sub>0</sub> ) in the t (T) is clead BR), and the cr (CP) is lose the have in the page	e status red to e other	Miscellaneous Related Manuals Manual Title:  Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A Title:		
Additiona	I Information					

H8/500 CPU	Q&A No.	QA8500 - 002B
Page registers in single-chip mode	and expar	nded minimum modes
1 0 0		Read liming
	-	- I
I Information		Related Microcomputer Technical Q&A Title:
	Page registers in single-chip mode the DP, EP, and TP page registers be the ers in the single-chip mode and expose?  Out since the page registers are controlly be accessed by system control in the single-chip mode and expose?	Page registers in single-chip mode and expande the DP, EP, and TP page registers be used as daters in the single-chip mode and expanded minis?  Out since the page registers are control registers and be accessed by system control instructions.


Product		H8/500 CPU Q&A No. QA8500 - 036A				
Тор	ic	DP contents in unconditional jump				
Que 1.	execu	JMP @R0 unconditional in-page ju ted in expanded maximum mode, a register contents used in calculating ss?	re the data p	page	Classification—H8/500  Registers Read timing Write timing Interrupts Reset External expansion Power-down state  Instructions Software Development tools  Miscellaneous	
1.	If the same counter	P contents are not used in calculations of an unconditional jump within JMP @R0 instruction is executed the page, the R0 contents are loaded inter (PC), but the code page (CP) regularinge. The DP contents are therefore	the same pa o jump with to the progr ister value o	ige. nin the lam	Related Manuals  Manual Title:  Other Technical Documentation  Document Name:  Related Microcomputer Technical Q&A  Title:	
Add	litional	Information				

Product	H8/500 CPU	<b>Q&amp;A No.</b> QA8500 - 004B				
Topic	Interrupt sampling and acceptance	Э				
1. Whe	are external interrupts (NMI, IRQ	<sub>1</sub> ) sampled?		Classification—H8/500  Registers  Read timing  Write timing  O Interrupts  Reset  External expansion  Power-down state  Instructions  Software  Development tools  Miscellaneous		
edge (exte fallin	I-sensitive interrupts (IRQ <sub>0</sub> ) are sam of the system clock. Edge-sensitive rnal interrupts other than IRQ <sub>0</sub> ) are g edge of the system clock.	interrupts		Related Manuals  Manual Title:  Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A  Title:		
Additiona	Il Information					


Product		H8/500 CPU	Q&A No.	04850	00 - 006B		
					00 - 000В		
Topic		Holding of disabled external interru					
held p		following two cases, are external interrupts ( $IRQ_n$ ) pending?			Classification—H8/500 Registers Read timing Write timing O Interrupts		
<ul> <li>(1) IRQ<sub>n</sub> enable bit is cleared to 0 in on-chip reginised</li> <li>(2) IRQ<sub>n</sub> interrupt priority level ≤ interrupt mask</li> </ul>					Reset External expansion Power-down state		
set in status register (SR)					Instructions Software Development tools  Miscellaneous		
Ans	swer				Related Manuals		
1.	(1)	In this state, the interrupt request signampled and the interrupt is not held Interrupt requests made in this state even if the IRQ <sub>n</sub> enable bit is later s. An interrupt that is requested in this pending in the CPU's interrupt continterrupt request mask level is later value lower than the external (IRQ <sub>n</sub> priority level, the interrupt will be a IRQ <sub>0</sub> is level-sensitive, however, so pending.	d pending. will be ign et to 1. s state is hel roller. If the reduced to ) interrupt ccepted.	ld e a	Manual Title:  Other Technical Documentation  Document Name:  Related Microcomputer Technical Q&A  Title:		
Add	ditiona	I Information					
The	The interrupt request mask level is set in bits $I_2$ to $I_0$ in the status register (SR).						

Product H8/500 CPU Q&A No.		QA8500 - 008A		
Topic	Disabling of invalid instruction exc			
	exception handling of invalid instructions the exception handling routine			Classification—H8/500  Registers Read timing Write timing O Interrupts Reset External expansion Power-down state  Instructions Software Development tools
The i	t cannot be disabled.  nvalid instruction exception handler nated by returning with an RTE inst software technique, such as jumpin ne.	ruction. Us		Miscellaneous  Related Manuals  Manual Title:  Other Technical Documentation  Document Name:  Related Microcomputer Technical Q&A  Title:
Additiona	I Information			

Product	H8/500 CPU	Q&A No.	QA8500 - 028A – 1		
Торіс	Interrupt contention while waiting f	or instruction	on execution to end		
instru instru	ose an interrupt occurs during execution, then during the waiting state ction ends another, higher-priority in interrupt does the CPU accept?	before the	Classification—H8/500  Registers  Read timing  Write timing  O Interrupts  Reset  External expansion  Power-down state  Instructions  Software  Development tools		
level i	CPU accepts the interrupt with the hard four states before the time of accept page.) The interrupt mask level in bigged until the status register (SR) has ack.	cance. (See its $I_2$ to $I_0$ is	the s not		
Additiona	I Information				



Product	H8/500 CPU	Q&A No.	QA8500 - 030A – 1
Торіс	Time of clearing of IRQ <sub>n</sub> interrupt	request sigr	nal
	are no interrupt request flags for earlinterrupts (IRQ <sub>n</sub> ). When are thesed?		e Classification—H8/500  Registers  Read timing  Write timing  Interrupts  Reset  External expansion  Power-down state  Instructions  Software  Development tools
which in the reque	nterrupt request is cleared during the the interrupt is accepted, as indical diagram on the next page. If the sast signal (IRQ <sub>n</sub> ) occurs after this tind again.	ted by the a	rrow t
Additiona	I Information		



	-				
Product		H8/500 CPU	Q&A No.	QA850	00 - 031A
Topic		Requirements for enabling interrup			
interr		do we fail to get an interrupt even though the apt request enable bit ( $\overline{IRQ_nE}$ ) is set to 1 and the apt request signal ( $\overline{IRQ_n}$ ) is asserted?		Classification—H8/500  Registers  Read timing  Write timing  O Interrupts  Reset  External expansion  Power-down state  Instructions  Software  Development tools  Miscellaneous	
Answ		able interrupts to be accepted, softw	vare must:		Related Manuals  Manual Title:
(	(2) S (3) S	Set the interrupt enable bits for the obsources to 1.  Set values in the interrupt priority reset the desired interrupt request mass to $I_0$ in the status register (SR).	egisters (IP)	Rs).	Other Technical Documentation Document Name:
					Related Microcomputer Technical Q&A Title:
Addit	tional	Information			
A res	set ini	tializes all IPR values to 0 and sets	bits $I_2$ to $I_0$	all to 1,	masking all interrupts except

NMI.


Product	H8/500 CPU	Q&A No.	QA8500	0 - 032A
Торіс	Maximum wait after BREQ			
	is the maximum waiting time from the is the maximum waiting time from the is th	_		Classification—H8/500 Registers Read timing Write timing Interrupts Reset External expansion Power-down state  Instructions Software Development tools
Answer  1. The maximum waiting time is 10 to 1 if the CPU started executing the MOV instruction (which transfers data in sy the E clock) just before BREQ was as MOVTPE and MOVFPE execute in sthe E clock, the number of states varitiming of the start of execution.		PE or MOV nronization ted. Becaus chronization	TPE with e	Miscellaneous Related Manuals Manual Title:  Other Technical Documentation Document Name:
				Related Microcomputer Technical Q&A Title:

Topic Clearing of interrupt request enable bits and pending interrupts  Question  1. While an IRQn interrupt is being held pending because its priority is equal to or less than the interrupt request mask level in the status register (SR), does clearing the IRQn enable bit (IRQnE) also clear the IRQn interrupt request?  Answer  1. When an IRQn interrupt request is held pending because of the interrupt request mask level (I₂ to I₀), the request remains pending even if IRQnE is cleared to 0.  The IRQn interrupt will be accepted later when the interrupt request mask level is reduced to a value less than the IRQn priority level.  Interrupt request mask level 4 Level 2  IRQn E  1 0  Registers Read timing Write timing Interrupts Reset External expansion Power-down state  Instructions Software Development tools  Miscellaneous Related Manuals Manual Title:  Other Technical Document Name:  Related Microcomputer Technical Q&A Title:	Product	Product H8/500 CPU Q&A No. QA8			QA850	00 - 034A		
1. While an IRQ <sub>n</sub> interrupt is being held pending because its priority is equal to or less than the interrupt request mask level in the status register (SR), does clearing the IRQ <sub>n</sub> enable bit (IRQ <sub>n</sub> E) also clear the IRQ <sub>n</sub> interrupt request?    Reset   External expansion   Power-down state	Topic	Clearing	of interrupt request ena	ble bits and p	ending	interrupts		
Answer  1. When an IRQ <sub>n</sub> interrupt request is held pending because of the interrupt request mask level (I <sub>2</sub> to I <sub>0</sub> ), the request remains pending even if IRQ <sub>n</sub> E is cleared to 0.  The IRQ <sub>n</sub> interrupt will be accepted later when the interrupt request mask level is reduced to a value less than the IRQ <sub>n</sub> priority level.  Interrupt request mask level  IRQ <sub>n</sub> E  IRQ <sub>n</sub> E  1  0  Related Manuals  Manual Title:  Characteristics  Related Microcomputer Technical Q&A  Title:	priori level	ty is equal in the statu	to or less than the internal register (SR), does clo	rupt request rearing the IR	mask Q <sub>n</sub>	Regis Read Write O Interru Reset Exterr Power Instruct Softwa	ters timing timing upts  nal expansion r-down state  ctions are opment tools	
the interrupt request mask level ( $I_2$ to $I_0$ ), the request remains pending even if $IRQ_nE$ is cleared to 0.  The $IRQ_n$ interrupt will be accepted later when the interrupt request mask level is reduced to a value less than the $IRQ_n$ priority level.  Interrupt request mask level 4  Level 2  Related Microcomputer Technical Q&A  Title:	Answer							
The IRQ <sub>n</sub> interrupt will be accepted later when the interrupt request mask level is reduced to a value less than the IRQ <sub>n</sub> priority level.  Interrupt request mask level  IRQ <sub>n</sub> E  IRQ <sub>n</sub> (priority level 3)  Documentation  Document Name:  Related Microcomputer Technical Q&A  Title:	1. When the in	terrupt req	uest mask level (I2 to I0	), the reques		Manual Tit	le:	
the IRQ <sub>n</sub> priority level.  Interrupt request mask level  IRQ <sub>n</sub> E  IRQ <sub>n</sub> (priority level 3)  Level 4  Level 2  Related Microcomputer Technical Q&A  Title:								
Related Microcomputer Technical Q&A Title:				io a vaiue les	s man	Document	Name:	
IRQn E 1 0 Technical Q&A  IRQn (priority level 3)			Level 4	Level 2	X			
IRQ <sub>n</sub> (priority level 3)	IRQ <sub>n</sub> I	E	1	0	_	Technical		
Interrupt request Interrupt requested		y level 3)			_	Tiue:		
		Inte	errupt request Interrupt re	quested				

 $IRQ_0$  is level-sensitive, so it is not held pending, regardless of whether  $IRQ_0E$  is set or cleared.

Product	H8/500 CPU	Q&A No.	QA850	00 - 035	A
Торіс	Acceptance of NMI during NMI handling				
Durin	has the highest priority and is alway g the NMI interrupt handling routin upt occurs will it also be accepted?	-		R R V V O Irr R E P	Registers Read timing Virte timing Noterrupts Reset External expansion Power-down state Instructions Reference of the structions Revelopment tools
	other NMI request is made during the ing routine, the second request will		_	Relate Manua Other Docur	discellaneous  d Manuals  al Title:  Technical mentation ment Name:
Additiona	I Information				ed Microcomputer ical Q&A

Product	H8/500 CPU Q&A No. QA8500 - 009B – 1					
Topic	NMI sampling and acceptance imr	after a reset				
Question  1. When	n is the NMI signal first sampled after	er a reset?	Classification—H8/500  Registers  Read timing  Write timing  Interrupts  Reset  External expansion  Power-down state  Instructions  Software  Development tools  Miscellaneous			
edge of The N instru reset.	pling of the NMI signal starts from the of the system clock at which the result of the system clock at which the result of the system clock at which the system clock at t	et signal is then the firs	s high. rst			
	I Information					
The reset :	and NMI signals are both sampled of	on the fallin	ng edge of the system clock.			




Product	H8/500 CPU	Q&A No.	QA8500 - 010B
Topic	Stack pointer initialization immedia	ately after a	reset
-	is it necessary to initialize the stack diately after a reset?	pointer	Classification—H8/500  Registers Read timing Write timing Interrupts O Reset External expansion Power-down state  Instructions Software Development tools
out of the fir crashe	NMI request signal is active when a reset, the NMI interrupt will be accept instruction has been executed. To es, you should therefore initialize the diately after the reset.	cepted as so prevent pr	oon as oogram
Additiona	I Information		Technical Q&A  Title:

Product	H8/500 CPU	Q&A No.	QA850	00 - 037A
Topic	Pin states at power-up reset			
Question	needs to be noted about pin states a	at a power-u	ip	Classification—H8/500  Registers Read timing Write timing Interrupts O Reset External expansion Power-down state  Instructions Software Development tools
Answer				Miscellaneous Related Manuals
1. At a p	power-up reset, the mode pins (MD <sub>2</sub> to MD <sub>0</sub> ) to the desired mode setting and the STBY pin high. Output from the ø and E pins is unpredictive clock oscillator settles into steady oscillar		ust be able	Manual Title:
unui (	the clock oscillator settles lifto stead	iy Oscillatio	11.	Other Technical Documentation
				Document Name:
			Related Microcomputer Technical Q&A	
				Title:

### Additional Information

When using a microcontroller that multiplexes the ø and E pins with general-purpose input ports, connect a resistor with a resistance of several kilohms in series with these pins.



Product	H8/500 CPU	Q&A No.	QA8500	- 013B
Topic	Instruction execution at changeover	er to hardwa	are standby	y mode
standl	a a low STBY input drives the chip by mode, what happens to the instruexecuted?		I	Classification—H8/500  Registers Read timing Write timing Interrupts Reset External expansion Power-down state  Instructions Software Development tools
Answer				Miscellaneous
comp. assure	nstruction being executed is aborted leted. Normal execution of the instruction.		ot O D D	Identification occument Name:  Related Microcomputer fechnical Q&A itle:

Product		H8/500 CPU	Q&A No.	QA850	00 - 014B
Topic		Mode pins in hardware standby me	ode		
1	Vhat	happens if the states of the mode ling are changed during hardware stand	_		Classification—H8/500  Registers  Read timing  Write timing  Interrupts  Reset  External expansion  O Power-down state  Instructions  Software  Development tools  Miscellaneous
cł	Iardv	vare standby mode will not operate e the state of the mode lines during	•		Related Manuals  Manual Title:  Other Technical Documentation  Document Name:  Related Microcomputer Technical Q&A  Title:
Additi	ional	Information			

Product	H8/500 CPU	Q&A No.	QA850	00 - 016B
Topic	Recovery from hardware standby	mode		
by ho before	hip must be recovered from hardwa lding RES low, then driving STBY e STBY goes high does RES have to	high. How		Classification—H8/500  Registers Read timing Write timing Interrupts Reset External expansion O Power-down state  Instructions Software Development tools  Miscellaneous
least 1	cover from hardware standby mode, 00 ns before driving STBY high.	, drive RES	low at	Related Manuals  Manual Title:  Other Technical Documentation
STBY  RES    ∏				Document Name:  Related Microcomputer Technical Q&A
Additiona	100 ns t <sub>C</sub>	osc -		Title:
Additional				

Product	H8/500 CPU		Q&A No.	QA850	00 - 019B
Topic	Notes on entering s	leep mode			
Question  1. Are the	nere any points to not	e about enterin	ng sleep mo	de?	Classification—H8/500  Registers  Read timing  Write timing  Interrupts  Reset  External expansion  O Power-down state  Instructions  Software  Development tools  Miscellaneous
metho	oints listed below sho od used to recover fro Recover	on the	Related Manuals  Manual Title:  Other Technical		
NMI Interrupt  Clear all interrupt enable bits to 0, or set bits I <sub>2</sub> to I <sub>0</sub> in SR all to 1.		Set bits I <sub>2</sub> to lower than the interrupt of clear interrupt except for interreceivery, and is not request	I <sub>0</sub> in SR to a e priority levused for rec t enable bits errupts used I make sure	vel of overy, s to 0 d for	Document Name:  Related Microcomputer Technical Q&A Title:
Additiona	Information				

Product		H8/500 CPU	500 CPU <b>Q&amp;A No.</b> QA8500 - 020B			
Торі	ic	Interrupts during fetching and exec	EEP ins	struction		
Que		happens if an interrupt is accepted ction is being executed?	while the S	LEEP	Classification—H8/500  Registers  Read timing  Write timing  Interrupts  Reset  External expansion  Power-down state  Instructions  Software  Development tools	
Ans 1.	Sleep of inte instru	mode is released to handle the integerrupt handling, the next instruction ction is executed.	_		Miscellaneous Related Manuals Manual Title:  Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A Title:	
Add	шиопа	I Information				

Product		H8/500 CPU	Q&A No.	ΩΔ850	00 - 021B
Top	DiC	Sampling and acceptance of interr	upts during	sleep n	node
1. 2.	If an i	are external interrupts sampled dun nterrupt is sampled, how many syst loes the chip wake up?			Classification—H8/500  Registers  Read timing  Write timing  Interrupts  Reset  External expansion  O Power-down state  Instructions  Software  Development tools
2.	edge of (external falling) The of interru	-sensitive interrupts (IRQ <sub>0</sub> ) are same of the system clock and edge-sensitional interrupts other than IRQ <sub>0</sub> ) are agreed edge of the system clock, just as in this exits sleep mode six system clock, in the system clock is sampled.	ive interrup sampled on n active mo	the ode.	Miscellaneous Related Manuals Manual Title:  Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A Title:
Add	ditional	Information			

Product	H8/500 CPU	Q&A No.	QA85	00 - 027A
Topic	Execution time for entering softwa	re standby	mode	
Questio	n			Classification—H8/500
1. Hov		lbr	Registers	
1		Юу	Read timing	
mod	le by executing the SLEEP instructio	n?		Write timing
				Interrupts
				Reset
				External expansion
				O Power-down state
				3 Tonor donn state
				Instructions
				Software
				Development tools
				Development tools
				Miscellaneous
Answer				Related Manuals
1. Two	o states.			Manual Title:
				Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A Title:
Addition	al Information			

Produ	ıct	H8/5	500 CPU		Q&A No.	QA850	00 - 023B	
Topic		BRN	I instruction					
Quest	tion						Classification—H8/5	00
		sort o	of instruction is B	RN (or RF)?			Registers	
1.	v mai	SOIT C	i ilistruction is D	ikiv (or bry):			Read timing	
							Write timing	
							Interrupts	
							Reset	
							External expansion	
							Power-down state	
							O Instructions	
							Software	
							Development tools	
							Miscellaneous	
Answ	er						Related Manuals	
1			ilar to a NOP ins				Manual Title:	
1	•	engun elow.	and executes in	a different nu	imber of sta	ites.		
				Number o	f States		Other Technical	
			Byte Length		for Executi	on	Documentation	
				<u> </u>	IOI EXECULI		Document Name:	
BRN	d:	8	2	3*				
	d:	16	3	3*				
NOP			1	2*				
* Wh	en in	struct	tion is fetched fro	m on-chip RC	OM		Related Microcomputer Technical Q&A	
F	RRN	has th	e same byte leng	oth as Beel for	r example	which	Title:	
1					г смитріс,	Willeli		
"	nakes	s it us	eful in debugging	ς.				
Δddi+	ional	Info	rmation				I .	
Additi	iorial	111101	mation					

Product	H8/500 CPU	Q&A No.	QA850	00 - 033A			
Topic	Reserved addresses in interrupt ve	ector area					
1	he reserved addresses in the interrupto store program code?	ot vector are	ea be	Classification—H8/500  Registers  Read timing  Write timing  Interrupts  Reset  External expansion  Power-down state  Instructions  O Software  Development tools  Miscellaneous			
	hey can.			Related Manuals  Manual Title:  Other Technical Documentation  Document Name:  Related Microcomputer Technical Q&A  Title:			

Product	H8/500 CPU	Q&A No.	QA850	00 - 029A			
Topic	Access to on-chip registers while bus is released						
Question  1. When device	the H8/500 CPU releases the bus to e, can the external device (bus mast 90's on-chip registers?	o an externa	al -	Classification—H8/500  Registers Read timing Write timing Interrupts Reset External expansion Power-down state  Instructions Software Development tools			
	On-chip registers cannot be accessed reumstances.	externally	under	O Miscellaneous Related Manuals Manual Title:  Other Technical Documentation Document Name:			
Additiona	I Information			Related Microcomputer Technical Q&A Title:			