H8/500 Series Programming Manual

Preface

The H8/500 Family of Hitachi-original microcontrollers is built around a 16-bit CPU core that offers enhanced speed and a large address space. The CPU has a highly orthogonal general-register architecture and an optimized instruction set that efficiently executes programs coded in C language.

This manual describes the H8/500 instructions in detail, and is written for use with all chips in the H8/500 Family. For information on assembly-language coding, see the *H8/500 Series Cross Assembler User's Manual*.

For details on chip hardware, see the hardware manual for the particular chip.

Section 1 CPU

1.1 Overview

The H8/500 CPU is a high-speed central processing unit designed for realtime control. It can be used as a CPU core in application-specific integrated circuits. Its Hitachi-original architecture features eight 16-bit general registers, internal 16-bit data paths, and an optimized instruction set.

Section 1 summarizes the CPU architecture and instruction set.

1.1.1 Features

The main features of the H8/500 CPU are listed below.

- General-register machine
 - Eight 16-bit general registers
 - Seven control registers (two 16-bit registers, five 8-bit registers)
- High speed: maximum 10MHz
 - At 10MHz a register-register add operation takes only 200ns.
- Address space managed in 64K-byte pages, expandable to 16M bytes*
 Simultaneous control is provided of four pages: a code page, stack page, data page, and extended page. Two address-space modes can be selected:
 - Minimum mode: Maximum 64K-byte address space
 - Maximum mode: Maximum 16M-byte address space*
- Highly orthogonal instruction set
 - Addressing modes and data sizes can be specified independently within each instruction.
- Optimized for efficient programming in C language
 In addition to the general registers and orthogonal instruction set, the H8/500 CPU has short two-byte formats for frequently-used instructions and addressing modes.
- * The CPU architecture supports up to 16M bytes, but for specific chips the maximum address space is restricted by the number of external address lines (example: maximum 1M byte for the H8/532).

1.1.2 Data Structures

The H8/500 can process 1-bit data, 4-bit BCD data, 8-bit (byte) data, 16-bit (word) data, and 32-bit (longword) data.

Bit manipulation instructions operate on 1-bit data. Decimal arithmetic instructions operate on 4-bit BCD data. Almost all data transfer, shift, arithmetic, and logical operation instructions operate on byte and word data. Multiply and divide instructions operate on longword data.

Table 1-1 lists the data formats used in general registers. Table 1-2 lists the data formats used in memory.

(1) General Register Data Formats

Table 1-1 General Register Data Formats

Data type	Register No.	Data structure	
1-Bit	Rn	15 15 14 13 12 11 10 9 8 7 6 5 4 3	0 2 1 0
4-Bit BCD	Rn	15 8 7 4 3 Don't care Upper digit	0 Lower digit
Byte	Rn	15 8 7 Don't care MSB	0 LSB 0
Word	Rn	MSB	LSB
	Rn* Rn+1 [*]	MSB Upper word Lower word	16 LSB
Longword		15	0

^{*} For longword data n must be even (0, 2, 4, or 6).

(2) Data Formats in Memory

Access to word data in memory must always begin at an even address. Access to word data starting at an odd address causes an address error.

Table 1-2 Data Formats in Memory


Data type	Data f	format
1-Bit		7 0
(in byte operand)	Address n	7 6 5 4 3 2 1 0
1-Bit	Even address	15 14 13 12 11 10 9 8
(in word operand)	Odd address	7 6 5 4 3 2 1 0
Byte	Address n	MSB LSB
Word	Even address	MSB Upper 8 bits
	Odd address	Lower 8 bits LSB
		* *
Byte in	Even address	Undefined data
stack	Odd address	MSB LSB
		₹
Word in	Even address	MSB Upper 8 bits
stack	Odd address	Lower 8 bits LSB
		7

Note: When the stack is accessed in exception processing, word access is always performed, regardless of the actual data size. Similarly, when the stack is accessed by an instruction using the @-R7 or @R7+ addressing mode, word access is performed regardless of the operand size specified in the instruction. An address error will therefore occur if the stack pointer indicates an odd address. Programs should be constructed so that the stack pointer always indicates an even address.

1.1.3 Address Space

The CPU has two modes: a minimum mode which supports an address space of up to 64K bytes, and a maximum mode which supports an address space of up to 16M bytes.

The mode is selected by input to the chip's mode pins. For details, see the *H8 Hardware Manual*.



- (1) **Minimum Mode:** Supports a maximum 64K-byte address space. The page register is ignored. Branching instructions that cross page boundaries (PJMP, PJSR, PRTS, and PRTD) are invalid.
- (2) Maximum Mode: The page register is valid, supporting an address space of up to 16M bytes. The address space is not continuous, but is divided into 64K-byte pages. When a program crosses a page boundary, it must therefore use a page-crossing branching instruction or an interrupt. (It is recommended for a program to be contained in a single page.) When data access crosses a page boundary, the program must rewrite the page register before accessing the data.

1.1.4 Register Configuration

Figure 1-2 shows the register structure of the CPU. There are two groups of registers: the general registers (Rn) and the control registers (CR).




Figure 1-1 Registers in the CPU

1.2 Register Descriptions

1.2.1 General Registers

All eight of the 16-bit general registers are functionally alike; there is no distinction between data registers and address registers. When these registers are accessed as data registers, either byte or word size can be selected. R6 and R7, in addition to functioning as general registers, have special assignments.

R7 is the stack pointer, used implicitly in exception handling and subroutine calls. It is also used implicitly by the LDM and STM instructions, which load and store multiple registers from/to the stack and pre-decrement or post-increment R7 accordingly.

R6 functions as a frame pointer. High-level language compilers use R6 when they use instructions such as LINK and UNLK to reserve or release a stack frame.





Figure 1-2 Stack Pointer (SP)

1.2.2 Control Registers

The control registers (CR) include a 16-bit program counter (PC), a 16-bit status register (SR) containing an 8-bit condition code register (CCR), four 8-bit page registers, and one 8-bit base register (BR).

The page registers are used only in the maximum mode. They are ignored in the minimum mode.

- (1) **Program Counter (PC):** This 16-bit register indicates the address of the next instruction the CPU will execute.
- (2) Status Register/Condition Code Register (SR/CCR): This 16-bit register indicates the internal state of the CPU. The lower half of the status register is referred to as the condition code register (CCR): its 8 bits can be accessed as a 1-byte condition code.



Bit 15—Trace (**T**): When this bit is set to "1," the CPU operates in trace mode and generates a trace exception after every instruction. When this bit is cleared to "0" instructions are executed in normal continuous sequence. This bit is cleared to "0" at a reset.

Bits 14 to 11—Reserved: These bits cannot be written, and when read, are always read as "0."

Bits 10 to 8—Interrupt mask (**I2 to I0**): These bits indicate the interrupt request mask level (0 to 7). As shown in 3, an interrupt request is not accepted unless it has a higher level than the value of the mask. A nonmaskable interrupt (NMI), which has level 8, is always accepted, regardless of the mask level.

4 indicates the values of the I bits after an interrupt is accepted. When an interrupt is accepted, the value of bits I₂ to I₀ is raised to the same level as the interrupt, to prevent a further interrupt from being accepted unless its level is higher.

A reset sets all three of bits (I2, I1, and I0) to "1."

Table 1-3 Interrupt Mask Levels

Low

			Interrupt mask	
_	Priority	Level	I2 I1I0	Interrupts accepted
	High	7	1 1 1	NMI
	♦	6	1 1 0	Level 7 and NMI
		5	1 0 1	Levels 6 to 7 and NMI
		4	100	Levels 5 to 7 and NMI
		3	0 1 1	Levels 4 to 7 and NMI
		2	0 1 0	Levels 3 to 7 and NMI
		1	0 0 1	Levels 2 to 7 and NMI

Table 1-4 Interrupt Mask Bits after an Interrupt is Accepted

000

Level of interrupt accepted	I2 I1 I0
NMI (8)	1 1 1
7	1 1 1
6	1 1 0
5	1 0 1
4	1 0 0
3	0 1 1
2	0 1 0
1	0 0 1

0

Bits 7 to 4—Reserved: These bits cannot be written, and when read, are always read as "0."

Levels 1 to 7 and NMI

Bit 3—Negative (N): This bit indicates the most significant bit (sign bit) of the result of an instruction.

Bit 2—Zero (Z): This bit is set to "1" to indicate a zero result and cleared to "0" to indicate a nonzero result.

Bit 1—Overflow (V): This bit is set to "1" when an arithmetic overflow occurs, and cleared to "0" at other times.

Bit 0—Carry (C): This bit is set to "1" when a carry or borrow occurs at the most significant bit, and is cleared to "0" (or left unchanged) at other times.

The specific changes that occur in the condition code bits when each instruction is executed are detailed in the instruction descriptions in Section 2.2.1 and listed in Tables 2-7 (1) to (4) in Section 2.5, "Condition Code Changes."

(3) Code Page Register (CP): The code page register and the program counter combine to generate a 24-bit program code address, thereby expanding the program area. The code page register contains the upper 8 bits of the 24-bit address.

In the maximum mode, both the code page register and program counter are saved and restored in exception handling, and a new code page value is loaded from the exception vector table.

- (4) **Data Page Register** (**DP**): The data page register combines with general registers R0 to R3 to generate a 24-bit effective address, thereby expanding the data area. The data page register contains the upper 8 bits of the 24-bit effective address. The data page register is used to calculate effective addresses in the register indirect addressing mode using R0 to R3, and in the 16-bit absolute addressing mode (@aa:16).
- (5) Extended Page Register (EP): The extended page register combines with general register R4 or R5 to generate a 24-bit effective address, thereby expanding the data area. The extended page register contains the upper 8 bits of the 24-bit address. It is used to calculate effective addresses in the register indirect addressing mode using R4 or R5.
- (6) Stack Page Register (TP): The stack page register combines with R6 (Frame pointer) or R7 (Stack pointer) to generate a 24-bit stack address, thereby expanding the stack area. The stack page register contains the upper 8 bits of the 24-bit stack address. It is used to calculate effective addresses in the register indirect addressing mode using R6 or R7.




Figure 1-3 Combinations of Page Registers and PC or General Registers

(7) Base Register (BR): This register stores the base address used in the short absolute addressing mode (@aa:8). In the short absolute addressing mode a 16-bit operand address is generated by using the contents of the base register as the upper 8 bits and the address given in the instruction code as the lower 8 bits. The page is always page 0 in the short absolute addressing mode.




Figure 1-4 Base Register

1.2.3 Initial Register Values

When the CPU is reset, its internal registers are initialized as shown in Table 1-5.

Table 1-5 Initial Values of CPU Registers

		Initial	value
Register		Minimum mode	Maximum mode
General registers			
15	0		
R0 -	- R7	Undetermined	Undetermined
Control registers			
15	0	Loaded from	Loaded from
PC		vector table	vector table
SF	?		
	CCR		
15 8	7 0	H'070 * (N,	H'070 * (N,
T I ₂ I ₁ I ₀	N Z V C	Z,V and C are undetermined)	Z,V and C are undetermined)
	7 0		Loaded from
	СР	Undetermined	vector table
	7 0	** 1.	TT 1
	DP	Undetermined	Undetermined
	7 0	** 1.	TT 1
	EP	Undetermined	Undetermined
	7 0	TI., J. 4	II. data
	TP	Undetermined	Undetermined
	7 0 BR	Undetermined	Undetermined
	DIX	Chacterninea	Ondewninied

1.3 Instruction Set

The main features of the CPU instruction set are:

- A general-register architecture.
- Orthogonality. Addressing modes and data sizes can be specified independently in each instruction.
- 1.5-type addressing (register-register and register-memory operations)
- Affinity for high-level languages, particularly C.
- Short formats for frequently-used instructions and addressing modes.

1.3.1 Types of Instructions

The CPU instruction set includes 63 types of instructions, listed by function in Table 1-6. Detailed descriptions are given starting in Section 2.2.1.

Table 1-6 Instruction Classification

FunctionInstruction	ns	Types
Data transfer	MOV, LDM, STM, XCH, SWAP, MOVTPE, MOVFPE	7
Arithmetic operations	ADD, SUB, ADDS, SUBS, ADDX, SUBX, DADD, DSUB,	
	MULXU, DIVXU, CMP, EXTS, EXTU, TST, NEG, CLR,	17
	TAS	
Logic operations	AND, OR, XOR, NOT	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL,	8
	ROTXR	
Bit manipulation	BSET, BCLR, BTST, BNOT	4
Branch	Bcc*, JMP, PJMP, BSR, JSR, PJSR, RTS, PRTS,	
	RTD, PRTD, SCB (/F, /NE, /EQ)	11
System control	TRAPA, TRAP/VS, RTE, SLEEP, LDC, STC, ANDC,	
	ORC, XORC, NOP, LINK, UNLK	12
	Tota	1 63

^{*:} Bcc is the generic name of the conditional branch instructions.

1.3.2 Instructions Listed by Function

Tables 1-7 (1) to (6) give a concise summary of the instructions in each functional category. The notation used in these tables is listed below.

Operation Notation

Rd	General register (destination)
Rs	General register (source)
Rn	General register
(EAd)	Destination operand
(EAs)	Source operand
CCR	Condition code register
N	N (negative) bit of CCR
Z	Z (zero) bit of CCR
V	V (overflow) bit of CCR
C	C (carry) bit of CCR
CR	Control register
PC	Program counter
CP	Code page register
SP	Stack pointer
FP	Frame pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
٨	AND logical
V	OR logical
\oplus	Exclusive OR logical
\rightarrow	Move
\leftrightarrow	Exchange
\neg	Not

Table 1-7 Instructions Listed by Function (1)

Instruction		Size *2	Function
Data	MOV		$(EAs) \rightarrow (EAd), \#IMM \rightarrow (EAd)$
transfer	MOV:G	B/W	Moves data between two general registers, or between
	MOV:E	В	a general register and memory, or moves immediate
	MOV:I	W	to a general register or memory.
	MOV:F	B/W	
	MOV:L	B/W	
	MOV:S	B/W	
	LDM	W	$Stack \rightarrow Rn$ (register list)
			Pops data from the stack to one or more registers.
STM		W	Rn (register list) \rightarrow stack
			Pushes data from one or more registers onto the stack.
	XCH	W	$Rs \leftrightarrow Rd$
			Exchanges data between two general registers.
	SWAP	В	Rd (upper byte) $\leftrightarrow Rd$ (lower byte)
			Exchanges the upper and lower bytes in a general register.
	MOVTPE*1	В	$Rn \rightarrow (EAd)$
			Transfers data from a general register to memory in
			synchronization with the E clock.
	MOVFPE*1	В	$(EAs) \rightarrow Rd$
			Transfers data from memory to a general register in
			synchronization with the E clock.

^{*:} B—byte; W—word

Notes:

W: word

^{*1} Do not use the MOVTPE and MOVFPE instructions with the H8/520, which has no E-clock output pin.

^{*2} B: byte

Table 1-7 Instructions Listed by Function (2)

	Size	Function	
ADD		$Rd \pm (EAs) \rightarrow Rd, (EAd) \pm \#IMM \rightarrow (EAd)$	
ADD:G	B/W	Performs addition or subtraction on data in two	
LADD:Q	B/W	general registers or a general register and memory, or on	
SUB	B/W	immediate data and data in a general register or memory.	
ADDS	B/W		
SUBS	B/W		
ADDX	B/W	$Rd \pm (EAs) \pm C \rightarrow Rd$	
SUBX	B/W	Performs addition or subtraction with carry or borrow on	
		data in two general registers or a general register and memory,	
		or on immediate data and data in a general register.	
DADD	В	$(Rd)_{10} \pm (Rs)_{10} \pm C \rightarrow (Rd)_{10}$	
DSUB	В	Performs decimal addition or subtraction on data in	
		two general registers.	
MULXU	B/W	$Rd \times (EAs) \rightarrow Rd$	
		Performs 8-bit \times 8-bit or 16-bit \times 16-bit unsigned	
		multiplication on data in a general register and data in another	
		general register or memory, or on data in a general register	
		and immediate data.	
DIVXU	B/W	$Rd \div (EAs) \rightarrow Rd$	
		Performs 16-bit ÷ 8-bit or 32-bit ÷ 16-bit unsigned	
		division on data in a general register and data in another	
		general register or memory, or on data in a general register	
		and immediate data.	
CMP		Rd - (EAs), (EAd) - #IMM	
CMP:G	B/W	Compares data in a general register with data in	
CMP:E	В	another general register or memory, or with immediate	
CMP:I	W	data, or compares immediate data with data in memory.	
EXTS	В	$(<$ bit $7>$ of $<$ Rd $>) \rightarrow (<bits 15 to 8> of <Rd>)$	
		Converts byte data in a general register to word data by	
		extending the sign bit.	
	ADD ADD: G ADD: Q SUB ADDS SUBS ADDX SUBX DADD DSUB MULXU DIVXU CMP CMP: G CMP: E CMP: I	ADD ADD: G B/W ADD: Q B/W SUB B/W ADDS B/W SUBS B/W ADDX B/W SUBX B/W DADD B DSUB B MULXU B/W DIVXU B/W CMP: G B/W CMP: E B CMP: I W	

Table 1-7 Instructions Listed by Function (3)

Instruction		Size	Function
Arithmetic	EXTU	В	$0 \rightarrow (< bits 15 to 8 > of < Rd >)$
operations	ns		Converts byte data in a general register to word data by
			padding with zero bits.
	TST	B/W	(EAd) - 0
			Compares general register or memory contents with 0.
	NEG	B/W	$0 - (EAd) \rightarrow (EAd)$
			Obtains the two's complement of general register or
			memory contents.
	CLR	B/W	$0 \rightarrow (EAd)$
			Clears general register or memory contents to 0.
	TAS	В	$(EAd) - 0$, $(1)2 \rightarrow (< bit 7 > of < EAd >)$
			Tests general register or memory contents, then sets the
			most significant bit (bit 7) to "1."
Logical	AND	B/W	$Rd \wedge (EAs) \rightarrow Rd$
operations			Performs a logical AND operation on a general register
			and another general register, memory, or immediate data.
	OR	B/W	$Rd \lor (EAs) \rightarrow Rd$
			Performs a logical OR operation on a general register
			and another general register, memory, or immediate data.
	XOR	B/W	$Rd \oplus (EAs) \rightarrow Rd$
			Performs a logical exclusive OR operation on a general
			register and another general register, memory, or immediate
			data.
	NOT	B/W	$\neg (EAd) \rightarrow (EAd)$
			Obtains the one's complement of general register or
			memory contents.

Table 1-7 Instructions Listed by Function (4)

n	Size	Function
SHAL	B/W	(EAd) shift \rightarrow (EAd)
SHAR	B/W	Performs an arithmetic shift operation on general register
		or memory contents.
SHLL	B/W	(EAd) shift \rightarrow (EAd)
SHLR	B/W	Performs a logical shift operation on general register or
		memory contents.
ROTL	B/W	(EAd) rotate \rightarrow (EAd)
ROTR	B/W	Rotates general register or memory contents.
ROTXL	B/W	(EAd) rotate with carry \rightarrow (EAd)
ROTXR	B/W	Rotates general register or memory contents through the C
		(carry) bit.
BSET	B/W	$\neg (< \text{bit-No.} > \text{of } < \text{EAd} >) \rightarrow Z,$
ons		$1 \rightarrow (< bit-No. > of < EAd >)$
		Tests a specified bit in a general register or memory, then
		sets the bit to "1." The bit is specified by a bit-number given
		in immediate data or a general register.
BCLR	B/W	\neg (<bit-no.> of <ead>) \rightarrow Z,</ead></bit-no.>
		$0 \rightarrow (< bit-No. > of < EAd >)$
		Tests a specified bit in a general register or memory, then
		clears the bit to "0." The bit is specified by a bit-number
		given in immediate data or a general register.
BNOT	B/W	$\neg (< \text{bit-No.} > \text{of } < \text{EAd} >) \rightarrow Z,$
		\rightarrow (<bit-no.> of <ead>)</ead></bit-no.>
		Tests a specified bit in a general register or memory, then
		inverts the bit. The bit is specified by a bit-number given in
		immediate data or a general register.
BTST	B/W	$\neg(\langle \text{bit-No.}\rangle \text{ of } \langle \text{EAd}\rangle) \rightarrow Z,$
		Tests a specified bit in a general register or memory. The
		bit is specified by a bit-number given in immediate data or a
		general register.
	SHAL SHAR SHLL SHLR ROTL ROTXL ROTXR BSET Ons BCLR BNOT	SHAL B/W SHAR B/W SHLL B/W SHLR B/W ROTL B/W ROTR B/W ROTXL B/W ROTXR B/W BSET B/W BSET B/W BCLR B/W

Table 1-7 Instructions Listed by Function (5)

Instruction		Size	Function		
Branch	Bcc	_	Branches if condition is true.		
			Mnemonic	Description	Condition
			BRA (BT)	Always (true)	True
			BRN (BF)	Never (false)	False
			BHI	High	$C \vee Z = 0$
			BLS	Low or Same	$C \vee Z = 1$
			BCC (BHS)	Carry Clear	C = 0
					(High or Same)
			BCS (BLO)	Carry Set (Low)	C = 1
			BNE	Not Equal	Z = 0
			BEQ	Equal	Z = 1
			BVC	Overflow Clear	V = 0
			BVS	Overflow Set	V = 1
			BPL	Plus	N = 0
			BMI	Minus	N = 1
			BGE	Greater or Equal	$N \oplus V = 0$
			BLT	Less Than	$N \oplus V = 1$
			BGT	Greater Than	$Z\vee (N\oplus V)=0$
			BLE	Less or Equal	$Z \vee (N \oplus V) = 1$
			$(\lor = Logic OR)$	R)	
	JMP	_	Branches uncor	nditionally to a specific	ed address in the same
			page.		
	PJMP	_	Branches uncor	nditionally to a specific	ed address in a specified
			page.		
	BSR	_	Branches to a s	ubroutine at a specified	d address in the same
			page.		
	JSR	_	Branches to a s	ubroutine at a specified	d address in the same
			page.		
	PJSR	_	Branches to a s	ubroutine at a specified	d address in a specified
			page.		
	RTS	_	Returns from a	subroutine in the same	e page.

Table 1-7 Instructions Listed by Function (6)

Instruction		Size	Function
Branch	PRTS		Returns from a subroutine in a different page.
	RTD	_	Returns from a subroutine in the same page and adjusts
			the stack pointer.
	PRTD	_	Returns from a subroutine in a different page and adjusts
			the stack pointer.
	SCB/F	_	Controls a loop using a loop counter and/or a specified.
	SCB/NE		CCR termination condition.
	SCB/EQ		
System	TRAPA		Generates a trap exception with a specified vector
control			number.
	TRAP/VS		Generates a trap exception if the V bit is set when the
			instruction is executed.
	RTE		Returns from an exception-handling routine.
	LINK		$FP \rightarrow @-SP; SP \rightarrow FP; SP + \#IMM \rightarrow SP$
			Creates a stack frame.
	UNLK		$FP \rightarrow SP; @SP+ \rightarrow FP$
			Deallocates a stack frame created by the LINK
			instruction.
	SLEEP		Causes a transition to the power-down state.
	LDC	B/W*	$(EAs) \rightarrow CR$
			Moves immediate data or general register or memory
			contents to a specified control register.
_	STC	B/W*	$CR \rightarrow (EAd)$
		,	Moves control register data to a specified general register
			or memory location.
	ANDC	B/W*	$CR \land \#IMM \rightarrow CR$
		_,	Logically ANDs a control register with immediate data.
_	ORC	B/W*	$CR \vee \#IMM \rightarrow CR$
	ORC	Б/ W	Logically ORs a control register with immediate data.
_	WOD G	D /1:1%	
	XORC	B/W*	$CR \oplus \#IMM \rightarrow CR$
			Logically exclusive-ORs a control register with immediate
			data.
	NOP		$PC + 1 \rightarrow PC$
			No operation. Only increments the program counter.

^{*} The size depends on the control register.

1.3.3 Short Format Instructions

The ADD, CMP, and MOV instructions have special short formats. Table 1-8 lists these short formats together with the equivalent general formats.

The short formats are a byte shorter than the corresponding general formats, and most of them execute one state faster.

Table 1-8 Short-Format Instructions and Equivalent General Formats

Short-format			Execution	Equivalent general-	Execution	
instruct	ion	Length	states *2	format instruction	Length	states *2
ADD:Q	$\#xx$,Rd *1	2	2	ADD:G #xx:8,Rd	3	3
CMP:E	#xx:8,Rd	2	2	CMP:G.B #xx:8,Rd	3	3
CMP:I	#xx:16,Rd	3	3	CMP:G.W #xx:16,Rd	4	4
MOV:E	#xx:8,Rd	2	2	MOV:G.B #xx:8,Rd	3	3
MOV:I	#xx:16,Rd	3	3	MOV:G.W #xx:16,Rd	4	4
MOV:L	@aa:8,Rd	2	5	MOV:G @aa:8,Rd	3	5
MOV:S	Rs,@aa:8	2	5	MOV:G Rs,@aa:8	3	5
MOV:F	@(d:8,R6),	Rd 2	5	MOV:G @(d:8,R6),R	d 3	5
MOV:F	Rs,@(d:8,R6	5) 2	5	MOV:G Rs,@(d:8,R6) 3	5

Notes:

1.3.4 Basic Instruction Formats

There are two basic CPU instruction formats: the general format and the special format.

(1) General format: This format consists of an effective address (EA) field, an effective address extension field, and an operation code (OP) field. It is used in arithmetic instructions and other general instructions.

^{*1} The ADD:Q instruction accepts other destination operands in addition to a general register, but the immediate data value (#xx) is limited to ± 1 or ± 2 .

^{*2} Number of execution states for access to on-chip memory. For the H8/510, the number of execution states for general register access.




- Effective address extension: Zero to two bytes containing a displacement value, immediate data, or an absolute address.
- Operation code: Defines the operation to be carried out on the operand located at the address calculated from the effective address information. Each instruction has a unique operation code.

Fetch direction —		
Effective address	Effective address extension	Operation code

Note: Some instructions (DADD, DSUB, MOVFPE, MOVTPE) have an extended format in which the operand code is preceded by a one-byte prefix code.

(Example: MOVTPE instruction)



- (2) Special format: In this format the operation code comes first, followed by the effective address field and effective address extension. This format is used in branching instructions, system control instructions, and other instructions that can be executed faster if the operation to be performed on the operand is specified first.
- Operation code: One or two bytes defining the operation to be performed by the instruction.
- Effective address field and effective address extension: Zero to three bytes containing information used to calculate the effective address of an operand.

Fetch direction —		
Operation code	Effective address	Effective address extension

1.3.5 Addressing Modes and Effective Address Calculation

The CPU supports the seven addressing modes listed in Table 1-9 below. Due to the highly orthogonal nature of the instruction set, most instructions having operands can use any applicable addressing mode from 1 through 6. Mode 7 is used by branching instructions.

Table 1-9 explains how the effective address (EA) is calculated in each addressing mode.

Table 1-9 Addressing Modes

No.	Addressing mode	Mnemonic	Effective Addr	Effective Address and Extension		
_1	Register direct	Rn	1010Szrrr	*1, *2		1
2	Register indirect	@Rn	1101Szrrr			1
3	Register indirect	@(d:8,Rn)	1110 Sz r r r	disp		2
	with displacement	@(d:16,Rn)	1111Szrrr	disp (H)	disp (L)	3
4	Register indirect	@-Rn	1011Szrrr			1
	with pre-decrement					
	Register indirect	@Rn+	1100Szrrr			1
	with post-increment					
5	Absolute address *3	@aa:8	0000Sz101	addr (L)		2
		@aa:16	0001Sz101	addr (H)	addr (L)	3
6	Immediate	#xx:8	00000100	data		2
		#xx:16	00001100	data (H)	data (L)	3
7	PC-relative	disp	Effective address information is			1 or 2
			specified in the operation code.			N

otes:

*1 Sz: Operand size

Sz = 0: byte operand

Sz = 1: word operand

*2 rrr (register number field): General register number

000: R0 001: R1 010: R2 011: R3

100: R4 101: R5 110: R6 111: R7

*3 The @aa:8 addressing mode may be referred to as the short absolute addressing mode.

Table 1-10 Effective Address Calculation (1)

No.	Addressing mode	Effective address calculation			ve address	
1	Register direct Rn 1010Sz rrr	None		Operar	nd is contents	of Rn.
2	Register indirect @Rn 1101Sz rrr	None		23 DP/TP/EP*1 *2	15 R	0 n
3	Register indirect with displacement @(d:8,Rn)	8 bit 15 Rn contents 15 disp (sign extention)		23 DP/TP/EP*1 *2	15 Re	0 esult
	@(d:16,Rn) 1111Sz rrr	16 bit 15 Rn contents 15 disp		23 DP/TP/EP *1 *2	15 Re	0 esult
4	① Register indirect with pre-decrement @-Rn	15 Rn contents 15 1 or 2 Rn is decremented by –	⊖ _ 1 or -2 be	23 DP/TP/EP *1 *2		osult , *5
-	 Register indirect with post-increment @Rn+ 1100Sz rrr	None Rn is incremented by +1	or +2 aft	23 DP/TP/EP *1 *2 eer instruction ex	15 Recution. *3, *4, *	
5	Absolute address @aa:8 0001Sz 101	None		23 H'00	15 BR EA extens	0 sion data ∟
	@aa:16	None		23 DP*1	15 EA exter	0 nsion data

Table 1-10 Effective Address Calculation (2)

No.	Addressing mode	Effective address calculation	Effective address
6	Immediate	None	Operand is 1-byte
	#xx:8		EA extension data.
	#xx:16	None	Operand is 2-byte
	00001100		EA extension data
7	PC-relative	8 Bits	
	d:8	15 PC	23 15 0 CP*1 Result
		15	
	Displa	acement (sign extension)	
	d:16	16 Bits	
		15	23 15 0 CP*1 Result
		PC PC	CP*1 Result
		15	

Notes:


- 1. The page register is ignored in the minimum mode.
- 2. In addressing modes No. 2, 3, and 4, the page register is as follows:

DP for register-indirect addressing with R0, R1, R2, or R3.

EP for register-indirect addressing with R4 or R5.

TP for register indirect addressing with R6 or R7.

- 3. Increment (Decrement) by 1 for a byte operand, and by 2 for a word operand.
- 4. In addressing mode No. 4 (register indirect with pre-decrement or post-increment), when register R7 is specified the increment or decrement is always ± 2 , even when operand size is 1 byte.
- 5. If SP is saved by @-SP addressing mode and poped by @SP+, the result will be as follows.



1.3.6 Register Specification

(1) General Register Specification: General registers are specified by a three-bit register number contained in the instruction code. Another bit may be used to indicate whether a register operand is a byte or word operand. See Table 1-11.

Table 1-11 General Register Specification

EA field OP field

* * * * * Sz ri ri ri | * * * * * rj rj rj |

EA: Effective address

OP: Operation code

Sz: Size (byte/word)

 $r_i r_i r_j r_j r_j$: General register number

ri ri ri / rj rj rj	$\mathbf{S}\mathbf{z} = 0$ (Byte)	$\mathbf{S}\mathbf{z} = 1$	(Word)
	15 8	7 0	15	0
000	Not used	R0	F	₹0
0 0 1	Not used	R1		₹1
010	Not used	R2		R2
0 1 1	Not used	R3		₹3
100	Not used	R4		R4
101	Not used	R5		₹5
1 1 0	Not used	R6		₹6
111	Not used	R7		₹7

(2) Control Register Specification: Control registers are specified by a control register number embedded in the operation code byte. See Table 1-12.

Table 1-12 Control Register Specification

EA field OP field

Effective address * * * * * ccc c: Control register number field

ссс	Sz = 0 (Byte)	Sz = 1 (Word)
000	(Not allowed*)	15 0
	7 0	SR
0 0 1	CCR	(Not allowed)
010	(Not allowed)	(Not allowed)
0 1 1	BR	(Not allowed)
100	EP	(Not allowed)
1 0 1	DP	(Not allowed)
110	(Not allowed)	(Not allowed)
1 1 1	TP	(Not allowed)

Control register numbers indicated as "(Not allowed)" should not be used, because they may cause the CPU to malfunction.

*

Section 2 Instruction Set: Detailed Descriptions

2.1 Table Format and Notation

Each instruction is described in a table with the following format:

Name	Mnemonic
<operation></operation>	<condition code=""></condition>
<assembly-language format=""></assembly-language>	
<operand size=""></operand>	
<description></description>	
<instruction format=""></instruction>	
<addressing modes=""></addressing>	

Name: A name indicating the function of the instruction.

Mnemonic: The assembly-language mnemonic of the instruction.

Operation: A concise, symbolic indication of the operation performed by the instruction. The notation used is listed on the next page.

Operation notation

Rd	General register (destination)	FP	Frame pointer
Rs	General register (source)	#IMM	Immediate data
Rn	General register	disp	Displacement
(EAd)	Destination operand	+	Addition
(EAs)	Source operand	_	Subtraction
CCR	Condition code register	×	Multiplication
N	N (negative) bit of CCR	÷	Division
Z	Z (zero) bit of CCR	\wedge	AND logical
V	V (overflow) bit of CCR	V	OR logical
C	C (carry) bit of CCR	\oplus	Exclusive OR logical
CR	Control register	\rightarrow	Move
PC	Program counter	\leftrightarrow	Exchange
CP	Code page register	\neg	Not
SP	Stack pointer		

Condition code: Changes in the condition code (N, Z, V, C) after instruction execution are indicated by the following symbols:

—: Not changed.

*: Undetermined

‡: Changed according to the result of the instruction.


0: Always cleared to "0."

1: Always set to "1."

 Δ : Handling depends on the operand.

Section 2.5, "Condition Code Changes," lists these changes with explicit formulas showing how the bit values are derived.

Assembly-language format: The assembly-language coding of the instruction is indicated as below.




For details on assembly-language notation, see the H8/500 Series Cross Assembler Manual.

Operand size: The available operand sizes are indicated.

Description: A detailed description of the instruction.

Instruction format: The machine-language instruction format, including the effective address, is indicated as shown below.



Bytes
1
1
2
3
1
1
2
3
2
3
1 or 2
-

The @aa:8 addressing mode may be referred to as the short absolute addressing mode.

Addressing modes: The addressing modes that can be specified for the source and destination operands are indicated in a table like the one below. "Yes" means that the mode can be used; "—" means that it cannot.

(Example: ADD instruction)

	Rn	@Rn @	θ (d:8,Rn)	@(d:16,Rn)	@–Rn	@Rn+	@aa:8	@aa:16	#xx:8	#xx:16	
Source	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	
Destination	n Yes										

Symbol	Meaning
Rn	Register direct
@Rn	Register indirect
@(d:8,Rn)	Register indirect with 8-bit displacement
@(d:16,Rn)	Register indirect with 16-bit displacement
@-Rn	Register indirect with pre-decrement
@Rn+	Register indirect with post-increment
@aa:8	Short absolute address (8 bits)
@aa:16	Absolute address (16 bits)
#xx:8	Immediate (8 bits)
#xx:16	Immediate (16 bits)

2.2 Instruction Descriptions

The individual instructions are described starting in Section 2.2.1.

2.2.1 ADD


(1) ADD:G (ADD, General format)

EΑ

ADD Binary	ADD:G
$<$ Operation $>$ $Rd + (EAs) \rightarrow Rd$	<condition code=""> N Z V C</condition>
<pre><assembly-language format=""> ADD:G <eas>,Rd (Example) (1) ADD:G.B R0,R1 (2) ADD.B R0,R1* </eas></assembly-language></pre> <pre><operand size=""> Byte Word</operand></pre>	 N: Set to "1" when the result is negative; otherwise cleared to "0." Z: Set to "1" when the result is zero; otherwise cleared to "0." V: Set to "1" if an overflow occurs; otherwise cleared to "0." C: Set to "1" if a carry occurs; otherwise cleared to "0."
operand) and places the result in general regi When the source operand is the immediat (2) can be used. The ADD:Q instruction is sl	te data ± 1 or ± 2 , the ADD:Q instruction in Section 2.2.1
<instruction format=""></instruction>	

<address< th=""><th>sing N</th><th>Modes</th><th>></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></address<>	sing N	Modes	>							
	Rn	@Rn	@(d:8,Rn)	@(d:16,Rn)	@-Rn	@Rn+	@aa:8	@aa:16	#xx:8	#xx:16
Source	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Destination	n Yes		_	_				_		_

0 0 1 0 0 r r r



ADD Quick

ADD:Q

<Operation>

 $(EAd) + \#IMM \rightarrow (EAd)$

<condition code=""></condition>	
N	

N	Z	V	C
\$	\$	1	‡

<Assembly-Language Format>

ADD:Q #xx, <EAd>
(Example)

- (1) ADD:Q.W #1,@R0
- (2) ADD.W #1,@R0*

- N: Set to "1" when the result is negative; otherwise cleared to "0."
- Z: Set to "1" when the result is zero; otherwise cleared to "0."
- V: Set to "1" if an overflow occurs; otherwise cleared to "0."
- C: Set to "1" if a carry occurs; otherwise cleared to "0."

<Operand Size>

Byte

Word

<Description>

This instruction adds immediate data to the destination operand and places the result in the destination operand.

The values ± 1 and ± 2 can be specified as immediate data.


<Instruction Format>

_									
ADD:Q #1, <ead></ead>	EA	0	0	0	0	1	0	0	0
ADD:Q #2, <ead></ead>	EA	0	0	0	0	1	0	0	1
ADD:Q #-1, <ead></ead>	EA	0	0	0	0	1	1	0	0
ADD:Q #-2, <ead></ead>	EA	0	0	0	0	1	1	0	1

<Addressing Modes>

Rn @Rn@(d:8,Rn) @(d:16,Rn)@-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16

Destination Yes Yes Yes Yes Yes Yes — —



2.2.2 ADDS (ADD with Sign extension)

ADD with Sign extension

ADDS

<Operation>

 $Rd + (EAs) \rightarrow Rd$

<condition code=""></condition>

N Z V C
- - - - -

<Assembly-Language Format>

ADDS <EAs>,Rd

(Example)

ADDS.W #H'10,R3

- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

<Operand Size>

Byte

Word

<Description>

This instruction adds the source operand to the contents of general register Rd (destination operand) and places the result in general register Rd.

Differing from the ADD instruction, this instruction does not alter the condition code.

If byte size is specified, the sign bit of the source operand is extended. The addition is performed using the resulting word data. General register Rd is always accessed as a word-size operand.

<Instruction Format>

|--|

<Addressing Modes>

	Rn	@Rn	@(d:8,Rn)	@(d:16,Rn)	@-Rn	@Rn+	@aa:8	@aa:16	#xx:8	#xx:16	
Source	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	
Destination	n Yes										

2.2.3 ADDX (ADD with eXtend carry)

ADD with eXtend carry

ADDX

<Condition Code>

<Operation>

 $Rd + (EAs) + C \rightarrow Rd$

N	Z	V	C	
\$	\$	\leftrightarrow	‡	

<Assembly-Language Format>

ADDX <EAs>, Rd (Example)

<Operand Size>

Byte

Word

ADDX.B @(H'20,R4),R0

Z: Set to "1" if the previous Z bit value was "1" and the result of the instruction is zero; otherwise cleared to "0."

V: Set to "1" if an overflow occurs; otherwise cleared to "0."

C: Set to "1" if a carry occurs; otherwise cleared to "0."

<Description>

This instruction adds the source operand and the C bit to the contents of general register Rd (destination operand) and places the result in general register Rd.

<Instruction Format>

EA 10100 r r r

<Addressing Modes>

Rn @ Rn @ (d:8,Rn) @ (d:16,Rn) @ -Rn @ Rn + @ aa:8 @ aa:16 # xx:8 # xx:16

Source	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Destination	on Yes		_	_	_	_	_	_		

2.2.4 AND (AND logical)

<Instruction Format>

<Addressing Modes>

Source

Destination Yes

EΑ

Yes Yes

0 1

Yes

AND logical	AND
<operation></operation>	<condition code=""></condition>
$Rd \wedge (EAs) \rightarrow Rd$	$ \begin{array}{c ccccc} N & Z & V & C \\ $
Assembly-Language Format> AND <eas>,Rd (Example) AND.B @H'F8:8,R1</eas>	N: Set to "1" when the MSB of the result is "1;" otherwise cleared to "0."Z: Set to "1" when the result is zero; otherwise cleared to "0."
<operand size=""> Byte Word</operand>	V: Always cleared to 0. C: Previous value remains unchanged.
•	l AND of the source operand and the contents of general places the result in general register Rd.

0 1 0 r r r

Yes

Rn @ Rn @ (d:8,Rn) @ (d:16,Rn) @ -Rn @ Rn + @ aa:8 @ aa:16 #xx:8 #xx:16

Yes

Yes

Yes

Yes

Yes

Yes

2.2.5 ANDC (AND Control register)

AND Control register	ANDC									
<operation></operation>	<condition code=""></condition>									
$CR \wedge \#IMM \rightarrow CR$	$egin{array}{c cccc} N & Z & V & C \\ \hline \Delta & \Delta & \Delta & \Delta \\ \hline \end{array}$									
<assembly-language format=""></assembly-language> ANDC #xx,CR (Example) ANDC.B #H'FE,CCR	(1) When CR is the status register (SR or CCR), the N, Z, V, and C bits are set according to the result of the operation.(2) When CR is not the status register (EP, TP,									
<pre><operand size=""> Byte Word (Depends on the control register)</operand></pre>	DP, or BR), the bits are set as below. N: Set to "1" when the MSB of the result is "1;" otherwise cleared to "0." Z: Set to "1" when the result is zero; otherwise cleared to "0."									
	V: Always cleared to 0.C: Previous value remains unchanged.									

<Description>

This instruction ANDs the contents of a control register (CR) with immediate data and places the result in the control register.

The operand size specified in the instruction depends on the control register as indicated in Table 1-12 in Section 1.3.6, "Register Specification."

Interrupts are not accepted and trace exception processing is not performed immediately after the end of this instruction.

	Rn	@Rn	@(d:8,Rn)	@(d:16,Rn))@-Rn	@Rn+	@aa:8	@aa:16	#xx:8	#xx:10
Source		_	_	_	_	_	_	_	Yes	Yes

2.2.6 Bcc (Branch conditionally)

Branch conditionally

Bcc

<Operation>

If condition is true then $PC + disp \rightarrow PC$ else next;

<Condition Code>

N Z V C — — — —

<Assembly-Language Format>

Bcc disp

The mnemonic varies depending on the specified condition. See <Mnemonic and Condition Field> below.

(Example)

BEQ LABEL

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

<Operand Size>

<Description>

If the condition specified in the condition field (cc) is true, the displacement (disp) is added to the program counter and execution branches to the resulting address. If the condition is not true, the next instruction is executed.

The displacement can be an 8- or 16-bit value. The corresponding relative branching distances are -128 to +127 bytes and -32768 to +32767 bytes. However, it is not possible to branch across a page boundary.

The PC value used in the address calculation is the address of the instruction immediately following this instruction.

<Instruction Format>

0	0	1	0	СС	disp	
0	0	1	0	СС	disp (H)	disp (L)

cc: Condition field

<Mnemonic and Condition Field>

Mnei	monic	cc field	Description	Condition
BRA	(BT)	$0\ 0\ 0\ 0$	Always (True)	True
BRN	(BF)	0001	Never (False)	False
BHI		0010	High	$C \lor Z = 0$
BLS		0 0 1 1	Low or Same	$C \vee Z = 1$
BCC	(BHS)	0100	Carry Clear	C = 0
			(High or Same)	
BCS	(BLO)	0101	Carry Set (Low)	C = 1
BNE		0110	Not Equal	Z = 0
BEQ		0 1 1 1	Equal	Z = 1
BVC		1000	Overflow Clear	V = 0
BVS		1001	Overflow Set	V = 1
BPL		1010	Plus	N = 0
BMI		1011	Minus	N = 1
BGE		1100	Greater or Equal	$N \oplus V = 0$
BLT		1101	Less Than	$N \oplus V = 1$
BGT		1110	Greater Than	$Z \vee (N \oplus V) = 0$
BLE		1111	Less or Equal	$Z \vee (N \oplus V) = 1$

2.2.7 BCLR (Bit test and CLeaR)

Bit test and CLeaR

BCLR

<Operation>

 \neg (<bit No.> of <EAd>) \rightarrow Z

 $0 \rightarrow (<bit No.> of <EAd>)$

<Condition Code>

N Z V C
- 1 - -

<Assembly-Language Format>

BCLR #xx, <EAd>

BCLR Rs, < EAd>

(Example)

BCLR.B #7,@H'FF00

- N: Previous value remains unchanged.
- Z: Set to "1" if the value of the bit tested was zero. Otherwise cleared to "0."
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

<Operand Size>

Byte

Word

<Description>

This instruction tests a specified bit in the destination operand, sets or clears the Z bit according to the result, then clears the specified bit to "0."

The bit number (0 to 15) can be specified directly using immediate data, or can be placed in a specified general register. If a general register is used, the lower 4 bits of the register specify the bit number and the upper 12 bits are ignored.

<Instruction Format>

<Addressing Modes>

Rn @Rn @(d:8,Rn) @(d:16,Rn)@-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16

Destination res res res res res res es es — —	Destination Yes	Yes								
---	------------------------	-----	-----	-----	-----	-----	-----	-----	--	--

2.2.8 BNOT (Bit test and NOT)

Bit test and NOT

BNOT

<Operation>

- \neg (<bit No.> of <EAd>) \rightarrow Z
- \rightarrow (<bit No.> of <EAd>)

<Condition Code>

<Assembly-Language Format>

BNOT #xx, <EAd>

BNOT Rs, < EAd>

(Example)

BNOT.W R0,R1

- N: Previous value remains unchanged.
- Z: Set to "1" if the value of the bit tested was zero. Otherwise cleared to "0."
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

<Operand Size>

Byte

Word

<Description>

This instruction tests a specified bit in the destination operand, sets or clears the Z bit according to the result, then inverts the specified bit.

The bit number (0 to 15) can be specified directly using immediate data, or can be placed in a specified general register. If a general register is used, the lower 4 bits of the register specify the bit number and the upper 12 bits are ignored.

<Instruction Format>

BNOT #xx, <ead></ead>	EA	1	1	1	0	Data			
BNOT Rs, <ead></ead>	EA	0	1	1	0	1	r	r	r

<Addressing Modes>

Rn	@Rn @	(d:8,Rn)	@(d:16,Rn)	@-Rn	@Rn+	@aa:8	@aa:16	#xx:8	#xx:16	
Destination Ves	Ves	Ves	Ves	Ves	Ves	Ves	Ves			

2.2.9 BSET (Bit test and SET)

Bit test and SET

BSET

<Operation>

 $\neg(<\!bit\ No.\!> of <\!\!EAd\!\!>) \to Z$

 $1 \rightarrow (< bit No. > of < EAd >)$

<Condition Code>

N Z V C

— ↓ — —

<Assembly-Language Format>

BSET #xx, <EAd>

BSET Rs, <EAd>

(Example)

BSET.B #0,@R1+

- N: Previous value remains unchanged.
- Z: Set to "1" if the value of the bit tested was zero. Otherwise cleared to "0."
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

<Operand Size>

Byte

Word

<Description>

This instruction tests a specified bit in the destination operand, sets or clears the Z bit according to the result, then sets the specified bit to "1."

The bit number (0 to 15) can be specified directly using immediate data, or can be placed in a specified general register. If a general register is used, the lower 4 bits of the register specify the bit number and the upper 12 bits are ignored.

<Instruction Format>

BSET Rs, <EAd> EA 0 1 0 0 1 r r r

<Addressing Modes>

Rn @Rn @(d:8,Rn) @(d:16,Rn)@-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16

Destination Yes Yes Yes Yes Yes Yes — —

2.2.10 BSR (Branch to SubRoutine)

Branch to SubRoutine

BSR

<Operation>

 $PC \rightarrow @-SP$ $PC + disp \rightarrow PC$ <Condition Code>

disp (L)

<Assembly-Language Format>

BSR disp (Example)

BSR LABEL

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

<Operand Size>

<Description>

This instruction branches to a subroutine at a specified address.

It saves the program counter contents to the stack area, then adds a displacement to the program counter and jumps to the resulting address.

The displacement can be an 8-bit value from -128 to +127 bytes or 16-bit value from -32768 to +32767 bytes. However, it is not possible to branch across a page boundary.

This instruction is paired with the RTS instruction to execute a subroutine call. The PC value saved to the stack and used in the address calculation is the address of the instruction immediately following this instruction.

<Instruction Format>

BSR d:8

disp	0	1	1	1	0	0	0	0
disp (H)	0	1	1	1	1	0	0	0

BSR d:16 | 0 0 0 1 1 1 1 0 |

2.2.11 BTST (Bit TeST)

Bit TeST

BTST

<Operation>

 \neg (<bit No.> of <EAd>) \rightarrow Z

<Condition Code>

N	Z	V	С
_	\$	_	_

<Assembly-Language Format>

BTST #xx, <EAd>

BTST Rs, <EAd>

(Example)

BTST.B R0,@H'F0:8

N: Previous value remains unchanged.

Z: Set to "1" if the value of the bit tested was zero. Otherwise cleared to "0."

V: Previous value remains unchanged.

C: Previous value remains unchanged.

<Operand Size>

Byte

Word

<Description>

This instruction tests a specified bit in the destination operand and sets or clears the Z bit according to the result.

The bit number (0 to 15) can be specified directly using immediate data, or can be placed in a specified general register. If a general register is used, the lower 4 bits of the register specify the bit number and the upper 12 bits are ignored.

<Instruction Format>

BTST #xx, <ead></ead>	EA	1	1	1	1		D	ata	
BTST Rs, <ead></ead>	EA	0	1	1	1	1	r	r	r

<Addressing Modes>

Rn @Rn @(d:8,Rn) @(d:16,Rn)@-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16

Destination Yes	 								

2.2.12 CLR (CLeaR)

Yes

Yes

Yes

Yes

Yes

Yes

Destination Yes Yes

CLeaR	CLR					
<operation></operation>	<condition code=""></condition>					
$0 \rightarrow (EAd)$	N Z V C					
	0 1 0 0					
<assembly-language format=""></assembly-language>						
CLR <ead></ead>	N: Always cleared to 0.					
(Example)	Z: Always set to 1.					
CLR.W @(H'1000,R5)	V: Always cleared to 0.					
	C: Always cleared to 0.					
<operand size=""></operand>						
Byte						
Word						
<description></description>						
This instruction clears the destination operan	d (general register Rn or an operand in memory) to					
zero.						
<instruction format=""></instruction>						
EA 0 0 0 1 0 0	1 1					
<addressing modes=""></addressing>						
Rn @Rn @(d:8,Rn) @(d:16,Rn)@	-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16					

CoMPare

CMP:G

<Operation>

Set CCR according to result of (EAd) – #IMM Set CCR according to result of Rd – (EAs)

<Condition Code>

N	\mathbf{Z}	V	<u>C</u>	
\$	‡			

<Assembly-Language Format>

CMP:G #xx,<EAd>
CMP:G <EAs>,Rd
(Example)

- (1) CMP:G.B #H'AA,@-R3
- (2) CMP.B #H'AA,@-R3*

- N: Set to "1" when the result is negative; otherwise cleared to "0."
- Z: Set to "1" when the result is zero; otherwise cleared to "0."
- V: Set to "1" if an overflow occurs; otherwise cleared to "0."
- C: Set to "1" if a borrow occurs; otherwise cleared to "0."

<Operand Size>

Byte


Word

<Description>


This instruction subtracts the source operand from the destination operand and sets or clears the condition code (CCR) according to the result. It does not alter the destination operand.

The CMP instruction also has short formats (CMP:E and CMP:I) that can be used to compare a general register with immediate data.

<Instruction Format>



* The length of the immediate data depends on the size (Sz) specified for the first operation code: one byte when Sz = 0; one word when Sz = 1.



CoMPare CMP:G

<Addressing Modes>

CMP #xx, <EAd>

Rn @Rn @(d:8,Rn) @(d:16,Rn)@-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16

Source — — — — — Yes Yes

Destination — Yes Yes Yes Yes Yes — —

CMP <EAs>,Rd

Rn @Rn @(d:8,Rn) @(d:16,Rn)@-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16

Source Yes Yes Yes Yes Yes Yes Yes Yes Yes

CoMPare immediate bytE

<operation></operation>	<condition code=""></condition>							
Set CCR according to result of Rd – #IMM	N Z V C							
<pre><assembly-language format=""> CMP:E #xx:8,Rd (Example) (1) CMP:E #H'00,R0 (2) CMP.B #H'00,R0* </assembly-language></pre> <pre><operand size=""> Byte</operand></pre>	N: Set to "1" when the result is negative; otherwise cleared to "0." Z: Set to "1" when the result is zero; otherwise cleared to "0." V: Set to "1" if an overflow occurs; otherwise cleared to "0." C: Set to "1" if a borrow occurs; otherwise cleared to "0."							
clears the condition code (CCR) according to the general register Rd.	P instruction. Compared with CMP:G #xx:8,							
<instruction format=""></instruction>								
0 1 0 0 0 r r r data								
<addressing modes=""></addressing>								
Rn @Rn @(d:8,Rn) @(d:16,Rn)	@-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16							
Source — — — —	Yes							
Destination Yes — — — —	<u> </u>							
* In assembly-language coding it is usually no	ot necessary to specify the general or special form							

(by coding :G etc.). If the format specification is omitted, the assembler automatically generates the optimum object code. If a format is specified, the assembler follows the format specification.

CMP:E

CoMPare Immediate word CMP:I <Operation> <Condition Code> Set CCR according to result of Rd - #IMM <Assembly-Language Format> N: Set to "1" when the result is negative; CMP:I #xx:16,Rd otherwise cleared to "0." (Example) Z: Set to "1" when the result is zero; (1)CMP: I #H'FFFF,R1 otherwise cleared to "0." CMP.W #H'FFFF,R1* (2) V: Set to "1" if an overflow occurs: otherwise cleared to "0." <Operand Size> C: Set to "1" if a borrow occurs: Word otherwise cleared to "0." <Description> This instruction subtracts one word of immediate data from general register Rd and sets or clears the condition code (CCR) according to the result. It does not alter the contents of general register Rd.

This instruction is a short form of the CMP instruction. Compared with CMP:G #xx:16, Rd, its object code is one byte shorter and it executes one state faster.

<instruct< th=""><th>ion F</th><th>ormat></th><th>•</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></instruct<>	ion F	ormat>	•							
0 1 0 0 1	r r	r da	ta (H)	data (L	.)					
					-					
<address< th=""><th>ing N</th><th>Modes></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></address<>	ing N	Modes>								
	Rn	@Rn @	(d:8,Rn)	@(d:16,Rn	n)@-Rn	@Rn+	@aa:8	@aa:16	#xx:8	#xx:16
Source		_	_	_	_	_	_	_	_	Yes
Destination	n Yes			_			_		—	
		_			•		•			

^{*} In assembly-language coding it is usually not necessary to specify the general or special format (by coding :G etc.). If the format specification is omitted, the assembler automatically generates the optimum object code. If a format is specified, the assembler follows the format specification.


2.2.14 DADD (Decimal ADD with extend carry)

Decimal ADD with extend carry	DADD					
<pre><operation> $(Rd)_{10} + (Rs)_{10} + C \rightarrow (Rd)_{10}$</operation></pre>	<condition code=""></condition>					
<assembly-language format=""></assembly-language> <pre>DADD Rs,Rd (Example)</pre> DADD R0,R1	N: Previous value remains unchanged. Z: Set to "1" if the previous Z bit value was "1" and the result of the instruction is zero; otherwise cleared to "0."					
<operand size=""> Byte</operand>	V: Previous value remains unchanged. C: Set to "1" if a decimal carry occurs; otherwise cleared to "0."					

<Description>

This instruction adds the contents of a general register (source operand) and the C bit to the contents of a general register (destination operand) as decimal numbers and places the result in the destination register.

Correct results are not assured if word size is specified.



2.2.15 DIVXU (DIVide eXtend as Unsigned)

DIVide eXtend as Unsigned <Operation> Rd ÷ (EAs) → Rd <Assembly-Language Format> DIVXU <EAs>,Rd (Example) DIVXU.W @R3,R0 <Operand Size> Byte

DIVXU

<Condition Code>

N	Z	V	C
\Rightarrow	\leftrightarrow	\leftrightarrow	0

N: Set to "1" when the result is negative; otherwise cleared to "0."

Z: Set to "1" when the result is zero; otherwise cleared to "0."

V: Set to "1" if an overflow occurs; otherwise cleared to "0."

C: Always cleared to 0.

<Description>

Word

When byte size is specified for the source operand, the 16-bit value in Rd is divided by the 8-bit source operand, yielding an 8-bit quotient which is placed in the lower byte of Rd and 8-bit remainder which is placed in the upper byte of Rd. When word size is specified for the source operand, the 32-bit value in Rd and Rd+1 is divided by the 16-bit source operand, yielding a 16-bit quotient which is placed in Rd+1 and a 16-bit remainder which is placed in Rd.

When the dividend is a 32-bit value located in Rd and Rd+1, d must be even (0, 2, 4, or 6). Correct results are not assured if an odd register number is specified. Also:

- (1) Attempted division by 0 causes a zero-divide exception. The N, V and C bits are cleared to 0 and the Z bit is set to 1.
- (2) When an overflow is detected, the V bit is set to 1 and the division is not performed. The N, Z and C bits are cleared to 0. The contents of general register Rd are not updated.

<Instruction Format>

EA* 1 0 1 1 1 r r r

* When Sz = 0: 16 bits ÷ 8 bits.

When Sz = 1: 32 bits ÷ 16 bits

where Sz is the size bit in the EA code

<Addressing Modes>


Rn @Rn @(d:8,Rn) @(d:16,Rn)@-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16


<Note>

An overflow can occur in both cases of the DIVXU instruction:


- ① 16 bits \div 8 bits \rightarrow 8-bit quotient, 8-bit remainder
- ② 32 bits \div 16 bits \rightarrow 16-bit quotient, 16-bit remainder

Consider H'FFFF \div H'1 \rightarrow H'FFFF in case ①, for example. An overflow occurs because the quotient is longer than 8 bits. Overflow can be avoided by using work registers as in the programs shown below.





② 32 bits ÷ 16 bits DIVXU.W <EA>.R0



MOV.B	R0,R1
SWAP	R0
AND.W	#H'00FF 16,R0
DIVXU.B	<ea>,R0</ea>
SWAP	R0
SWAP	R1
MOV.B	R0,R1
SWAP	R1
DIVXU.B	<ea>,R1</ea>
MOV.B	R1,R0

MOV.W R1,R3 R0,R1 MOV.W R0 CLR.W $\langle EA \rangle$, R0 DIVXU.W R0, R2 MOV.W MOV.W R1,R0 $\langle EA \rangle$, R2 DIVXU.W R3,R1 MOV.W

2.2.16 DSUB (Decimal SUBtract with extend carry)

Source

Yes

Destination Yes —

Decimal SUBtract with extend carry	DSUB				
<operation></operation>	<condition code=""></condition>				
$(Rd)10 - (Rs)10 - C \rightarrow (Rd)10$	N Z V C				
<assembly-language format=""></assembly-language>					
DSUB Rs,Rd	N: Previous value remains unchanged.				
(Example)	Z: Set to "1" if the previous Z bit value				
DSUB R2,R3	was "1" and the result of the instruction				
	is zero; otherwise cleared to "0."				
<operand size=""></operand>	V: Previous value remains unchanged.				
Byte	C: Set to "1" if a decimal borrow occurs;				
z, c	otherwise cleared to "0."				
<description></description>					
This instruction subtracts the contents of gen	eral register Rs (source operand) and the C bit from				
the contents of general register Rd (destination of	perand) as decimal numbers and places the result in				
general register Rd.					
Correct results are not assured if word size is	specified for the operand size.				
<instruction format=""></instruction>					
1 0 1 0 0 r _s r _s r _s 0 0 0 0 0 0	0 0 1 0 1 1 0 r _d r _d r _d				
<addressing modes=""></addressing>					

Rn @ Rn @ (d:8,Rn) @ (d:16,Rn) @ -Rn @ Rn + @ aa:8 @ aa:16 #xx:8 #xx:16

2.2.17 EXTS (EXTend as Signed)

EXTend as Signed

EXTS

<Operation>

(<bit 7> of <Rd> $) \rightarrow (<$ bits 15 to 8> of <Rd>)Sign extension

Condition	Code>

 $\begin{array}{c|cccc}
N & Z & V & C \\
\uparrow & \uparrow & 0 & 0
\end{array}$

<Assembly-Language Format>

EXTS Rd (Example)

EXTS R0

N: Set to "1" when the result is negative; otherwise cleared to "0."

Z: Set to "1" when the result is zero; otherwise cleared to "0."

V: Always cleared to 0.

C: Always cleared to 0.

<Operand Size>

Byte

<Description>

This instruction converts byte data in general register Rd (destination operand) to word data by propagating the sign bit. It copies bit 7 of Rd into bits 8 through 15.

<Instruction Format>

1	0	1	0	0	r	r	r	0	0	0	1	0	0	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

<Addressing Modes>

Rn @Rn@(d:8,Rn) @(d:16,Rn)@-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16

Destination Yes — — — — — — — — —

2.2.18 EXTU (EXTend as Unsigned)

EXTend as Unsigned	EXTU
<operation> 0 → (<bits 15="" 8="" to=""> of <rd>) Zero extension</rd></bits></operation>	<condition code=""></condition>
<assembly-language format=""></assembly-language> EXTU Rd (Example) EXTU R1	 N: Always cleared to 0. Z: Set to "1" when the result is zero; otherwise cleared to "0." V: Always cleared to 0. C: Always cleared to 0.
<operand size=""> Byte</operand>	•
< Description> This instruction converts byte data in gener filling bits 8 to 15 of Rd with zeros.	al register Rd (destination register) to word data by
< Instruction Format >	0 1 0
Addressing Modes> Rn @Rn @(d:8,Rn) @(d:16,Rn) @ Destination Yes — — —	@–Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16

2.2.19 JMP (JuMP)

Destination —

Yes

Yes

JuMP		JMP			
<operation></operation>		<coi< th=""><th>ndition Code></th><th></th><th></th></coi<>	ndition Code>		
Effective address \rightarrow I	PC		<u>N</u>	V Z V C	
<pre><assembly-languag <ea="" jmp=""> (Example) JMP @(#H'10,R4)</assembly-languag></pre>		Z: P V: P	revious value re revious value re	mains unchanged. mains unchanged. mains unchanged. mains unchanged.	
<operand size=""></operand>					
< Description> This instruction be branch across a page		ly to a speci	fied address in t	he same page. It cannot	
<instruction forma<="" th=""><th>t></th><th></th><th></th><th></th><th></th></instruction>	t>				
JMP @Rn	00010001110) 1 0 r r r			
JMP @(d:8,Rn)	00010001111	00 r r r	disp		
JMP @(d:16,Rn)	00010001111	10 r r r	disp (H)	disp (L)	
JMP @aa:16	0 0 0 1 0 0 0 0 ad	ldress (H)	address (L)		
<addressing modes<="" th=""><th>s></th><th></th><th></th><th></th><th></th></addressing>	s>				

Rn @ Rn @ (d:8,Rn) @ (d:16,Rn) @ -Rn @ Rn + @ aa:8 @ aa:16 #xx:8 #xx:16

Yes

Yes

2.2.20 JSR (Jump to SubRoutine)

Jump to SubRoutine

JSR

<Condition Code>

<Operation>

 $PC \rightarrow @-SP$

Effective address \rightarrow PC

N	Z	V	C

<Assembly-Language Format>

JSR <EA>

(Example)

JSR @(H'OFFF,R3)

- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

<Operand Size>

<Description>

This instruction pushes the program counter contents onto the stack, then branches to a specified address in the same page. The address pushed on the stack is the address of the instruction immediately following this instruction.

This instruction cannot branch across a page boundary.

<Instruction Format>

JSR @Rn JSR @(d:8,Rn) |00010001|11101 rrr

	000	1 (0	0	0	1	1	1	0	1	1	r	r	r	
--	-----	-----	---	---	---	---	---	---	---	---	---	---	---	---	--

JSR @(d:16,Rn)

00010001	11111 r r r	disp (H)	disp (L)

disp

JSR @aa:16

<Addressing Modes>

Rn @Rn @(d:8,Rn) @(d:16,Rn)@-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16

Destination —	Yes	Yes	Yes	 	_	Yes	_	

2.2.21 LDC (LoaD to Control register)

<Addressing Modes>

Yes Yes

Yes

Source

LDC LoaD to Control register <Operation> <Condition Code> $(EAs) \rightarrow CR$ Z <Assembly-Language Format> (1) When CR is the status register (SR or LDC <EAs>,CR CCR), the N, Z, V, and C bits are set (Example) according to the result of the LDC.B #H'01,DP operation. (2) When CR is not the status register <Operand Size> (EP, TP, DP, or BR), the previous Byte value remains unchanged. Word (Depends on the control register) <Description> This instruction loads the source operand (immediate data, or general register or memory contents) into a specified control register (CR). The operand size specified in the instruction depends on the control register as indicated in Table 1-12 in Section 1.3.6, "Register Specification." Interrupts are not accepted and trace exception processing is not performed immediately after the end of this instruction. <Instruction Format> EΑ 1 0 0 1 0 СС

Rn @Rn @(d:8,Rn) @(d:16,Rn)@-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16

Yes

Yes

Yes

Yes

Yes

Yes

Yes

2.2.22 LDM (LoaD to Multiple registers)

LoaD to Multiple registers

LDM

<Operation>

 $@SP+ (stack) \rightarrow Rd (register group)$

<Condition Code>

N Z V C

<Assembly-Language Format>

LDM @SP+,<register list>

(Example)

LDM @SP+, (R0,R2-R4)

- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

<Operand Size>

Word

<Description>

This instruction restores data saved on the stack to a specified list of general registers. In the instruction code, the register list is encoded as one byte in which bits set to "1" indicate registers that receive data. The first word of data is restored to the lowest-numbered register in the list, the next word to the next-lowest-numbered register, and so on.

At the end of this instruction, general register R7 (the stack pointer) is updated to the value: (contents of R7 before this instruction) $+ 2 \times$ (number of registers restored).

<Instruction Format>

	0	0	0	0	0	0	1	0	register list
--	---	---	---	---	---	---	---	---	---------------


Register list

7	6	5	4	3	2	1	0
R7	R6	R5	R4	R3	R2	R1	R0

<Note>

The LDM instruction can be used to restore a group of registers from the stack on return from a subroutine call. When there are many registers to restore, the LDM instruction is faster than the MOV instruction.

The status of the stack before and after an LDM instruction is shown below.




Execution of LDM @SP+, (R0,R1,R5-R7)

If R7 (the stack pointer) is included in the register list, a dummy read of the stack is performed. Accordingly, the instruction will execute faster if R7 is not specified. The value of R7 after execution of the instruction is: (contents of R7 before the instruction) $+ 2 \times$ (number of registers restored).

<Note (Continued)>

The following graph compares the number of machine states required for execution of LDM and execution of the same process using the MOV instruction.



Note: This graph is for the case in which instruction fetches and stack access are both to on-chip memory.

The LDM instruction is faster when the number of registers is four or more. The MOV instruction is faster when there are only one or two registers to restore. When the instruction fetches are to off-chip memory, the LDM instruction is faster when there are two registers or more.

2.2.23 LINK (LINK)

LINK stack

LINK

<Condition Code>

<Operation>

 $FP (R6) \rightarrow @-SP$

 $SP \rightarrow FP (R6)$

 $SP\text{+}\#IMM \to SP$

N: Previous value remains unchanged.

N

Z

V

 \mathbf{C}

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

<Assembly-Language Format>

LINK FP, #xx

(Example)

LINK FP,#-4

<Operand Size>

<Description>

This instruction saves the frame pointer (FP = R6) to the stack, copies the stack pointer (SP = R7) contents to the frame pointer, then adds a specified immediate value to the stack pointer to allocate a new frame in the stack area.

The immediate data can be an 8-bit value from -128 to +127 or a 16-bit value from -32768 to +32767. Note that the LINK instruction allows negative immediate data.

The frame allocated with the LINK instruction can be deallocated with the UNLK instruction.

Note: When the stack is accessed an address error will occur if the stack pointer indicates an odd address. The immediate data should be an even number so that the stack pointer indicates an even address after execution of the LINK instruction.

LINK FP, #xx:8

8	0	0	0	1	0	1	1	1	data
·									

LINK FP, #xx:16

data (H)	1	1	1	1	1	0	0	0

data (L)

LINK stack LINK

<Note>

The LINK and UNLK instructions provide an efficient way to allocate and deallocate areas for local variables used in subroutine and function calls in high-level languages. Local variables are accessed relative to R6 (the frame pointer).

The LINK and UNLK instructions can be broken down into the following groups of more general instructions:

```
LINK FP, #-n → MOV.W FP, @-SP

MOV.W SP, FP


ADDS.W #-n, SP

(providing an n-byte local variable area)

UNLK FP → MOV.W FP, SP

MOV.W @SP+, FP
```

An example of the usage of these instructions in a C-language program is shown below. The program contains a function swap that uses two work variables temp1 and temp2 to exchange the contents of four variables a, b, c, and d.



The coding in C language is:

```
int a, b, c, d; -

    Global variables a, b, c, d

                                 Accessible anywhere in the program.
swap()
                                 Always present in memory.

    Local variables temp1, temp2

int temp1, temp2;
                                 Usable only in the swap() function.
     temp1 = a;
                                 Present in memory only when the swap ()
     temp2 = b;
                                 function is called.
          a = di
          b = ci
          c = temp2;
          d = temp1;
}
```

LINK stack LINK

<Note (Continued)>


An assembly-language coding of the swap function is:

 \rightarrow See ① on next page. FP, #-4Swap: LINK @a, R0 \rightarrow temp1 = a; VOM R0, @(-2, FP)MOV:F @b, R0 \rightarrow temp2 = b; MOV R0, @(-4, FP)MOV:F MOV @d, R0 $\rightarrow a = d;$ VOM R0, @a @c, R0 \rightarrow b = c; VOM R0, @b MOV @(-4, FP), R0MOV:F \rightarrow c = temp2; R0, @c MOV MOV:F @(-2, FP), R0 $\rightarrow d = temp1;$ R0, @d MOV \rightarrow See ② on next page. UNLK FΡ \rightarrow See ③ on next page. RTS

LINK stack LINK

<Note (Continued)>

A map of the stack area in memory at various stages in this routine is shown below.



The LINK instruction saves the old FP, copies the SP to the FP, then allocates a temporary area by moving the SP up. In this example the SP is decremented by 4. The temporary area is accessed relative to the FP.

The UNLK instruction copies the FP to the SP, thus deallocating the temporary area, then restores the FP.

(1) MOV:G (MOVe data from source to destination, General format)

MOVe data from source to destination

MOV:G

<Operation>

 $(EAs) \rightarrow (EAd)$

<Condition Code>

N	\mathbf{Z}	V	C
\$	‡	0	_

<Assembly-Language Format>

MOV:G Rs, <EAd>

MOV:G #xx, <EAd>

MOV:G <EAs>,Rd

(Example)

- (1) MOV:G.W R0,@R1
- (2) MOV.W R0,@R1*

- N: Set to "1" when the value moved is negative; otherwise cleared to "0."
- Z: Set to "1" when the value moved is zero; otherwise cleared to "0."
- V: Always cleared to 0.
- C: Previous value remains unchanged.

<Operand Size>

Byte

Word

<Description>

This instruction copies source operand data to a destination, and sets or clears the N and Z bits according to the data value.

Alternative short formats can be used for the R6 indirect with displacement addressing mode (MOV:F), the short (@aa:8) absolute addressing mode (MOV:L and MOV:S), and the immediate addressing modes (MOV:E for #xx:8 and MOV:I for #xx:16).

^{*} In assembly-language coding it is usually not necessary to specify the general or special format (by coding :G etc.). If the format specification is omitted, the assembler automatically generates the optimum object code. If a format is specified, the assembler follows the format specification.

<Instruction Format>

MOV:G Rs, <ead>)</ead>			_	
MOV.G KS, CEAG	Γ,	10040 * * *		
MOV:G <eas>,Rd</eas>	L EA	100d0 r r r		
· (EA ^{*2}	00000110	data ^{*3}	
MOV:G #xx, <ead></ead>	EA ^{*2}	00000111	data (H)	data (L)

Notes:

- *1 The d bit indicates the direction of the transfer: load if d = 0; store if d = 1. When d = 1, the $\langle EA \rangle$ field cannot contain immediate data or specify a register.
- *2 The <EA> field cannot contain immediate data or specify a register.
- *3 If the immediate data length is 8 bits but word size is specified in the <EA> field, the sign bit of the immediate data is extended and 16 bits of data are transferred.

<Addressing Modes>

MOV:G Rs, <EAd>

Rn	@Rn @(d:8,Rn)	@(d:16,Rn)@-Rn	@Rn+	@aa:8	@aa:16 #xx:8	#xx:16
----	---------------	----------------	------	-------	--------------	--------

MOV:G #xx, <EAd>

Source — — — — — Yes Yes

Destination — Yes Yes Yes Yes Yes Yes — —

MOV:G <EAs>,Rd

Rn @Rn @(d:8,Rn) @(d:16,Rn)@-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16

MOVe immEdiate byte	MOV:E
<operation></operation>	<condition code=""></condition>
$\#IMM \rightarrow Rd$	N Z V C
<pre><assembly-language format=""> MOV:E #xx:8,Rd (Example) (1) MOV:E #H'55,R0 (2) MOV.B #H'55,R0*</assembly-language></pre>	N: Set to "1" when the value moved is negative; otherwise cleared to "0."Z: Set to "1" when the value moved is zero; otherwise cleared to "0."V: Always cleared to 0.C: Previous value remains unchanged.
<operand size=""></operand>	C. 11evious varue remains unenanged.
Byte	
and Z bits according to the data value.	te data to a general register, and sets or clears the N instruction. Compared with the general form shorter and it executes one state faster.
<instruction format=""> 0 1 0 1 0 r r r data</instruction>	
<addressing modes=""></addressing>	
Rn @Rn @(d:8,Rn) @(d:16,Rn)@	P-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16
Source — — — —	Yes
Destination Yes — — —	
* In assembly-language coding it is usually not	necessary to specify the general or special format
(by coding :G etc.). If the format specification	n is omitted, the assembler automatically generates

the optimum object code. If a format is specified, the assembler follows the format specification.

MOVe stack Frame data

MOV:F

<Operation>

 $(EAs) \rightarrow Rd$ $Rs \rightarrow EAd$

<Condition Code>

 $\begin{array}{c|ccccc}
N & Z & V & C \\
\uparrow & \uparrow & 0 & \end{array}$

<Assembly-Language Format>

MOV:F @(d:8,R6),Rd

MOV:F Rs,@(d:8,R6)

(Example)

- (1) MOV: F.B @(4,R6),R0
- (2) MOV.B @(4,R6),R0*

N: Set to "1" when the value moved is negative; otherwise cleared to "0."

Z: Set to "1" when the value moved is zero; otherwise cleared to "0."

V: Always cleared to 0.

C: Previous value remains unchanged.

<Operand Size>

Byte

Word

<Description>

This instruction moves data between a stack frame and a general register, and sets or clears the N and Z bits according to the data value.

This instruction is a short form of the MOV instruction. Compared with the general form MOV:G @(d:8,R6), Rd or MOV:G Rs,@(d:8,R6), its object code is one byte shorter.

<Instruction Format>

MOV:F @(d:8,R6),Rd 1 0 0 0 S_z r r r disp

MOV:F Rs,@(d:8,R6) 1 0 0 1 S_z r r r disp

^{*} In assembly-language coding it is usually not necessary to specify the general or special format (by coding :G etc.). If the format specification is omitted, the assembler automatically generates the optimum object code. If a format is specified, the assembler follows the format specification.

MOVe	stack	Frame	data
MIOVE	Stack	riame	uata

MOV:F

<Addressing Modes>

MOV:F @(d:8,R6),Rd

Source — Yes* — — — — — — —

MOV:F Rs,@(d:8,R6)

Destination Yes —

Rn @ Rn @ (d:8,Rn) @ (d:16,Rn) @ -Rn @ Rn + @ aa:8 @ aa:16 #xx:8 #xx:16

* This instruction can specify R6 (FP) only.

MOVe Immediate word	MOV:I
$<$ Operation>#IMM \rightarrow Rd	<condition code=""> N Z V C</condition>
<pre><assembly-language format=""> MOV:I #xx:16,Rd (Example) (1) MOV:I #H'FF00,R5 (2) MOV.W #H'FF00,R5* </assembly-language></pre> <pre><operand size=""> Word</operand></pre>	 ↑ ↑ 0 — N: Set to "1" when the value moved is negative; otherwise cleared to "0." Z: Set to "1" when the value moved is zero; otherwise cleared to "0." V: Always cleared to 0. C: Previous value remains unchanged.
and Z bits according to the data value.	inte data to a general register, and sets or clears the N instruction. Compared with the general form the shorter.
< Instruction Format > 0 1 0 1 1 r r r data (H)	data (L)
 Addressing Modes Rn @Rn @(d:8,Rn) @(d:16,Rn)@ Source — — — Destination Yes — — — — —<td>-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16</td>	-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16
* In assembly-language coding it is usually not	necessary to specify the general or special format is omitted, the assembler automatically generates

the optimum object code. If a format is specified, the assembler follows the format specification.

MOVe data (Load register) MOV:L <Operation> <Condition Code> $(EAs) \rightarrow Rd$ <Assembly-Language Format> N: Set to "1" when the value moved is MOV:L @aa:8,Rd negative; otherwise cleared to "0." (Example) Z: Set to "1" when the value moved is MOV:L.B @H'A0:8,R0 (1)zero: otherwise cleared to "0." MOV.B @H'A0:8,R0* (2) V: Always cleared to 0. C: Previous value remains unchanged. <Operand Size> Byte Word <Description> This instruction copies source operand data to a general register, and sets or clears the N and Z bits according to the data value. This instruction is a short form of the MOV instruction. Compared with the general form MOV:G @aa:8, Rd, its object code is one byte shorter. <Instruction Format> $0 S_7 r r r$ address (L) <Addressing Modes> Rn @Rn @(d:8,Rn) @(d:16,Rn)@-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16 Source Yes **Destination Yes**

^{*} In assembly-language coding it is usually not necessary to specify the general or special format (by coding :G etc.). If the format specification is omitted, the assembler automatically generates the optimum object code. If a format is specified, the assembler follows the format specification.

MOVe data (Store register) <Operation>

MOV:S

<Condition Code>

$Rs \rightarrow (EAd)$		

N	\mathbf{Z}	V	C
\$	‡	0	_

<Assembly-Language Format>

MOV:S Rs,@aa:8 (Example)

- (1)MOV:S.W R0,@H'A0:8
- MOV.W R0,@H'A0:8* (2)

N: Set to "1" when the value moved is negative; otherwise cleared to "0."

- Z: Set to "1" when the value moved is zero: otherwise cleared to "0."
- V: Always cleared to 0.
- C: Previous value remains unchanged.

<Operand Size>

Byte

Word

<Description>

This instruction stores general register data to a destination, and sets or clears the N and Z bits according to the data value.

This instruction is a short form of the MOV instruction. Compared with the general form MOV:G Rs,@aa:8, its object code is one byte shorter.

<Instruction Format>

0 1 1 1 S _z r r r	address (L)
------------------------------	-------------

<Addressing Modes>

Rn @Rn @(d:8,Rn) @(d:16,Rn)@-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16 Source Yes Destination — Yes

^{*} In assembly-language coding it is usually not necessary to specify the general or special format (by coding :G etc.). If the format specification is omitted, the assembler automatically generates the optimum object code. If a format is specified, the assembler follows the format specification.

2.2.25 MOVFPE (MOVe From Peripheral with E clock)

MOVe From Peripheral with E clock	MOVFPE
<operation></operation>	<condition code=""></condition>
$(EAs) \rightarrow Rd$	N Z V C
Synchronized with E clock	
Assembly-Language Format> MOVFPE <eas>,Rd (Example) MOVFPE @H'F000,R0</eas>	N: Previous value remains unchanged.Z: Previous value remains unchanged.V: Previous value remains unchanged.C: Previous value remains unchanged.
<operand size=""></operand>	
Byte	
with the E clock. The operand must be byte size. Correct results.	operand to a general register in synchronization are not guaranteed if word size is specified. chips that do not have an E clock output pin.
<instruction format=""></instruction>	
EA 0 0 0 0 0 0	0 0 1 0 0 0 0 r r r
Source — Yes Yes Yes Y	-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16 Yes Yes Yes — —
Destination Yes — — — —	

2.2.26 MOVTPE (MOVe To Peripheral with E clock)

MOVe To Peripheral with E clock	MOVTPE	
<operation></operation>	<condition code=""></condition>	
$Rs \rightarrow (EAd)$	N Z V C	
Synchronized with E clock		
<assembly-language format=""></assembly-language> MOVTPE Rs, <ead> (Example) MOVTPE R0,@R1</ead>	N: Previous value remains unchanged.Z: Previous value remains unchanged.V: Previous value remains unchanged.C: Previous value remains unchanged.	
<operand size=""></operand>		
Byte		
E clock. The operand must be byte size. Correct resu	register to a destination in synchronization with the lts are not guaranteed if word size is specified. chips that do not have an E clock output pin.	
<instruction format=""></instruction>		
EA 0 0 0 0 0 0	0 0 1 0 0 1 0 r r r	
<addressing modes=""> Rn @Rn @(d:8,Rn) @(d:16,Rn)@</addressing>	-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16	
Source Yes — — —		
Destination — Yes Yes Yes Yes	Yes Yes Yes — —	


2.2.27 MULXU (MULtiply eXtend as Unsigned)

MULtiply eXtend as Unsigned MULXU <Operation> <Condition Code> $Rd \times (EAs) \rightarrow Rd$ Z C <Assembly-Language Format> N: Set to "1" when the result is negative; MULXU <EAs>,Rd otherwise cleared to "0." (Example) Z: Set to "1" when the result is zero; MULXU.B R0,R1 otherwise cleared to "0." V: Always cleared to 0. <Operand Size> C: Always cleared to 0. Byte Word

<Description>

This instruction multiplies the contents of general register Rd (destination operand) by a source operand and places the result in general register Rd.

When byte size is specified for the source operand, the 8-bit value in the lower byte of Rd is multiplied by the 8-bit source operand, yielding a 16-bit result. When word size is specified for the source operand, the 16-bit value in Rd is multiplied by the 16-bit source operand, yielding a 32-bit result which is placed in Rd and Rd+1.



When word size is specified and the 32-bit product is placed in Rd and Rd+1, d must be even (0, 2, 4, or 6). Correct results are not assured if an odd register number is specified.

<Instruction Format>

EA* 1 0 1 0 1 r r r

* When Sz = 0: 8 bits \times 8 bits = 16 bits

When Sz = 1: 16 bits \times 16 bits = 32 bits

where Sz is the size bit in the EA code

<Addressing Modes>

Rn @ Rn @ (d:8,Rn) @ (d:16,Rn) @ -Rn @ Rn + @ aa:8 @ aa:16 #xx:8 #xx:16

2.2.28 NEG (NEGate)

NEG				
<condition code=""></condition>				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				
N. G				
N: Set to "1" when the result is negative;				
otherwise cleared to "0."				
Z: Set to "1" when the result is zero; otherwise cleared to "0."				
V: Set to "1" if an overflow occurs; otherwise cleared to "0."				
otherwise cleared to "0."				

<Description>

This instruction replaces the destination operand (general register Rd or memory contents) with its two's complement. It subtracts the destination operand from zero and places the result in the destination.

<instruction f<="" th=""><th>ormat</th><th>></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></instruction>	ormat	>										
EA		0 (0 0	1 0) 1	0 0						
<addressing modes=""></addressing>												
Rn	@Rn@	@(d:8,Rn)	@(d:	16,R	n)@-l	Rn @I	Rn+	@aa:8	@aa:16	#xx:8	#xx:16	
Destination Yes	Yes	Yes	Y	es	Ye	s Y	es es	Yes	Yes	_		

2.2.29 NOP (No OPeration)

No OPeration		No	OPera	tion
--------------	--	----	--------------	------

NOP

<Operation> $PC + 1 \rightarrow PC$

<Condition Code>

N	Z	V	C

<Assembly-Language Format>

NOP

(Example)

NOP

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

<Operand Size>

<Description>

This instruction only increments the program counter.

<Instruction Format>

0 0 0 0 0 0 0 0

2.2.30 NOT (NOT = logical complement)

Destination Yes Yes

Yes

Yes

Logical complement	NOT
<operation></operation>	<condition code=""></condition>
$\neg (EAd) \rightarrow (EAd)$	$ \begin{array}{c cccc} N & Z & V & C \\ $
<pre><assembly-language format=""> NOT <ead> (Example) NOT.B @(H'10,R2)</ead></assembly-language></pre>	N: Set to "1" when the result is negative; otherwise cleared to "0." Z: Set to "1" when the result is zero; otherwise cleared to "0."
<operand size=""> Byte Word</operand>	V: Always cleared to 0.C: Previous value remains unchanged.
Description> This instruction replaces the destination openits one's complement.	rand (general register Rd or memory contents) with
<instruction format=""></instruction>	
EA 0 0 0 1 0 1	0 1
<addressing modes=""> Rn @Rn @(d:8,Rn) @(d:16,Rn)@</addressing>	P-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16

Yes

Yes

Yes

Yes

2.2.31 OR (inclusive OR logical)

Destination Yes

Inclusive logical OR	OR
<operation></operation>	<condition code=""></condition>
$Rd \lor (EAs) \rightarrow Rd$	N Z V C
<assembly-language format=""></assembly-language>	
OR <eas>,Rd</eas>	N: Set to "1" when the result is negative;
(Example)	otherwise cleared to "0."
OR.B @H'F0:8,R1	Z: Set to "1" when the result is zero;
	otherwise cleared to "0."
<operand size=""></operand>	V: Always cleared to 0.
Byte	C: Previous value remains unchanged.
Word	
<description></description>	
This instruction obtains the log	gical OR of the source operand and general register Rd (destination
operand) and places the result in g	eneral register Rd.
<instruction format=""></instruction>	
EA 0 1	0 0 0 r r r
<addressing modes=""></addressing>	
g	@(d:16,Rn)@-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16
Source Yes Yes Yes	Yes Yes Yes Yes Yes Yes

2.2.32 ORC (OR Control register)

OR Control register	ORC				
<operation></operation>	<condition code=""></condition>				
$CR \lor \#IMM \to CR$	$egin{array}{c cccc} N & Z & V & C \\ \hline \Delta & \Delta & \Delta & \Delta \\ \hline \end{array}$				
<assembly-language format=""></assembly-language> ORC #xx, CR (Example) ORC.W #H'0700,SR	 (1) When CR is the status register (SR or CCR), the N, Z, V, and C bits are set according to the result of the operation. (2) When CR is not the status register (EP, TP, 				
<operand size=""> Byte Word (Depends on the control register)</operand>	DP, or BR), the bits are set as below. N: Set to "1" when the MSB of the result is "1;" otherwise cleared to "0." Z: Set to "1" when the result is zero; otherwise				
	cleared to "0." V: Always cleared to 0. C: Previous value remains unchanged.				

<Description>

This instruction ORs the contents of a control register (CR) with immediate data and places the result in the control register.

The operand size specified in the instruction depends on the control register as explained in Table 1-12 in Section 1.3.6, "Register Specification."

	errupts are not a	-	e exception pro	cessing is not per	formed immediately after th	
<instr< th=""><th>uction Forma</th><th>ıt></th><th></th><th></th><th></th></instr<>	uction Forma	ıt>				
ORC	#xx:8,CR	00000100	data	01001 ccc		
ORC	#xx:16,CR	00001100	data (H)	data (L)	0 1 0 0 1 c c c	
<addressing modes=""></addressing>						
	Rn @Rn	@(d:8,Rn) @(d	:16,Rn)@-Rn	@Rn+ @aa:8 @	aa:16 #xx:8 #xx:16	
Source		_			— Yes Yes	

2.2.33 PJMP (Page JuMP)

Page JuMP	PJMP
<operation></operation>	<condition code=""></condition>
Effective address \rightarrow CP, PC	N Z V C
<assembly-language format=""> PJMP @aa:24 PJMP @Rn (Example) PJMP @R4</assembly-language>	N: Previous value remains unchanged.Z: Previous value remains unchanged.V: Previous value remains unchanged.C: Previous value remains unchanged.
<operand size=""></operand>	

<Description>

This instruction branches unconditionally to a specified address in a specified page, updating the code page (CP) register. If register indirect (@Rn) addressing is used, the lower byte of general register Rn is copied to the code page register, and the contents of general register Rn+1 are copied to the program counter (PC). The register number n must be even (n = 0, 2, 4, or 6). Correct results are not assured if n is odd.

This instruction is invalid when the CPU is operating in minimum mode.

<instruction format=""></instruction>							
PJMP @aa:2	4 0 0 0 1 0 0 1 1	page	address (H)	address (L)			
PJMP @Rn	00010001	11000 r r r					

2.2.34 PJSR (Page Jump to SubRoutine)

Page Jump to SubRoutine

PJSR

<Operation>

 $PC \rightarrow @-SP$ $CP \rightarrow @-SP$

Effective address \rightarrow CP, PC

<Condition Code>

N Z V C - - - - -

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

<Assembly-Language Format>

PJSR @aa:24

PJSR @Rn

(Example)

PJSR @H'010000

<Description>


<Operand Size>

This instruction pushes the program counter (PC) and code page registers (CP) onto the stack, then branches to a specified address in a specified page. The PC and CP values pushed on the stack are the address of the instruction immediately following the PJSR instruction.

If register indirect (@Rn) addressing is used, the lower byte of general register Rn is copied to the code page register, and the contents of general register Rn+1 are copied to the program counter. The register number n must be even (n = 0, 2, 4, or 6). Correct results are not assured if n is odd.

This instruction is invalid when the CPU is operating in minimum mode.

The status of the stack after execution of this instruction is shown below.



<Instruction Format>

PJSR @aa: 24 0 0 0 0 0 1 1 page address (H) address (L)

PJSR @Rn

0 0 0 1 0 0 0 1 1 1 0 0 1 rrr

2.2.35 PRTD (Page ReTurn and Deallocate)

Page ReTurn and Deallocate	PRTD			
<operation></operation>	<condition code=""></condition>			
$@SP+ \rightarrow CP$	N Z V C			
$@SP+ \rightarrow PC$				
$SP + \#IMM \rightarrow SP$				
	N: Previous value remains unchanged.			
<assembly-language format=""></assembly-language>	Z: Previous value remains unchanged.			
PRTD #xx	V: Previous value remains unchanged.			
(Example)	C: Previous value remains unchanged.			
PRTD #8				
<operand size=""></operand>				

<Description>

This instruction is used to return from a subroutine in a different page and deallocate the stack area used by the subroutine. It pops the code page register (CP) and program counter (PC) from the stack, then adjusts the stack pointer by adding immediate data specified in the instruction. The immediate data value can be an 8-bit value from -128 to +127, or a 16-bit value from -32768 to +32767.

This instruction can be used to restore the previous stack when returning from a subroutine called by the PJSR instruction.

This instruction is invalid when the CPU is operating in minimum mode.

Note: When the stack is accessed an address error will occur if the stack pointer indicates an odd address. The immediate data should be an even number so that the stack pointer indicates an even address after execution of the PRTD instruction.

<instruction for<="" th=""><th>rmat></th><th></th><th></th></instruction>	rmat>		
PRTD #xx:8	00010001	0 0 0 1 0 1 0 0 data	
PRTD #xx:16	00010001	0 0 0 1 1 1 0 0 data (H)	data (L)

2.2.36 PRTS (Page ReTurn from Subroutine)

Page ReTurn from SubRoutine

PRTS

Coper	auon/
\sim CD	an.

 $@SP+ \rightarrow CP$ $@SP+ \rightarrow PC$

<condition< th=""><th>Code></th></condition<>	Code>
	N.T.

<Assembly-Language Format>

PRTS

(Example)

PRTS

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

<Operand Size>

<Description>

This instruction is used to return from a subroutine in a different page. It pops the code page register (CP) and program counter (PC) from the stack. Execution continues from the popped address.

This instruction is used to return from a subroutine called by PJSR instruction.


This instruction is invalid when the CPU is operating in minimum mode.

<Instruction Format>

0 0 0 1 0 0 0 1	0 0 0 1 1 0 0 1
-----------------	-----------------

2.2.37 ROTL (ROTate Left)


ROTate Left ROTL <Operation> <Condition Code> (EAd) rotated left \rightarrow (EAd) Z <Assembly-Language Format> N: Set to "1" when the result is negative; ROTL <EAd> otherwise cleared to "0." (Example) Z: Set to "1" when the result is zero; ROTL.W RO otherwise cleared to "0." V: Always cleared to 0. <Operand Size> C: Set to the value shifted out from the Byte most significant bit. Word <Description> This instruction rotates the destination operand (general register Rd or memory contents) left, and sets the C bit to the value rotated out from the most significant bit.



												-	
<instruction f<="" th=""><th>'orma</th><th>t></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></instruction>	'orma	t>											
EA		0 (0 0	1	1	1	0	0					
<addressing n<="" th=""><th>Modes</th><th>></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></addressing>	Modes	>											
Rn	@Rn	@(d:8,Rn)	@(d:	l 6,I	Rn)	@_I	Rn	@Rn+	@aa:8	@aa:16	#xx:8	#xx:16	
Destination Yes	Yes	Yes	Y	es		Ye	s	Yes	Yes	Yes			

2.2.38 ROTR (ROTate Right)

ROTate Right	ROTR
<pre><operation> (EAd) rotated right → (EAd) <assembly-language format=""> ROTR <ead> (Example) ROTR.B @R1</ead></assembly-language></operation></pre>	
<operand size=""> Byte Word</operand>	 otherwise cleared to "0." V: Always cleared to 0. C: Set to the value shifted out from the least significant bit.
Description> This instruction rotates the destination operand sets the C bit to the value rotated out from	erand (general register Rd or memory contents) right, the least significant bit. MSB LSB



Yes

Yes


Yes

Yes

Yes

2.2.39 ROTXL (ROTate with eXtend carry Left)

ROTate with eXtend carry Left ROTXL <Operation> <Condition Code> (EAd) rotated left through C bit \rightarrow (EAd) Z <Assembly-Language Format> N: Set to "1" when the result is negative; ROTXL <EAd> otherwise cleared to "0." (Example) Z: Set to "1" when the result is zero; ROTXL.W @(H'02,R1) otherwise cleared to "0." V: Always cleared to 0. <Operand Size> C: Receives the value shifted out from the Byte most significant bit. Word <Description> This instruction rotates the destination operand (general register Rd or memory contents) left through the C bit. The least significant bit of the destination operand receives the old value of the C bit. The most significant bit is rotated to become the new value of the C bit.



С

MSB

LSB

2.2.40 ROTXR (ROTate with eXtend carry Right)

ROTate with eXtend carry Right	ROTXR				
<operation></operation> (EAd) rotated right through C bit \rightarrow (EAd)	<pre><condition code=""> $\begin{array}{c ccccccccccccccccccccccccccccccccccc$</condition></pre>				
<assembly-language format=""></assembly-language> ROTXR <ead> (Example) ROTXR.B @H'FA:8</ead>	N: Set to "1" when the result is negative; otherwise cleared to "0."Z: Set to "1" when the result is zero; otherwise cleared to "0."				
Operand Size> Byte Word V: Always cleared to 0. C: Receives the value shifted out from the least significant bit.					
-					

<instruction f<="" th=""><th>'orma</th><th>t></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></instruction>	'orma	t>							
EA		0 (0 1	1 1 1	1				
<addressing n<="" th=""><th>Modes</th><th>></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></addressing>	Modes	>							
S		> @(d:8,Rn)	@(d:16,F	Rn)@-Rn	@Rn+	@aa:8	@aa:16	#xx:8	#xx:16

2.2.41 RTD (ReTurn and Deallocate)

ReTurn and Deallocate

RTD

<Operation>

 $@SP+ \rightarrow PC$

 $SP + \#IMM \rightarrow SP$

<Condition Code>

<Assembly-Language Format>

RTD #xx (Example)

RTD #4

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

<Operand Size>

<Description>

This instruction is used to return from a subroutine in the same page and deallocate the stack area used by the subroutine. It pops the program counter (PC) from the stack, then adjusts the stack pointer by adding immediate data specified in the instruction.

The immediate data value can be an 8-bit value from -128 to +127, or a 16-bit value from -32768 to +32767.

Note: When the stack is accessed an address error will occur if the stack pointer indicates an odd address. The immediate data should be an even number so that the stack pointer indicates an even address after execution of the RTD instruction.

<Instruction Format>

RTD #xx:8 0 0 0 1 0 1 0 0 data

RTD #xx:16 0 0 0 1 1 1 0 0 data (H) data (L)

<Note>

The RTD instruction works efficiently with programs coded in high-level languages that use function routines. Besides returning from a function call, it can deallocate an argument area used by the function.

The RTD instruction can be broken down into more general instructions as follows.

```
RTD #n RTS

ADDS.W #n,SP

(where n is the size of the argument area)
```

The usage of the RTD instruction in a program coded in C language is illustrated below.

```
Sample program
main ()
{
  int a, b;
    a = 10;
    b = func(a); —— Function call with argument a.
}
func(x)
int x;
{
    function processing
}
```

In assembly language this program could be coded as follows.

```
main: MOV:I #10,R0
MOV R0,@-SP

Pass argument to function via stack.

JSR func


func: MOV @(2,SP),R0 — Get argument a.

function processing


RTD #2 — Return and deallocate argument area.
```

<Note (Continued)>

The stack area during and after the function call is shown below.



Duringfunc() call.



After RTD

The PC is popped as in RTS, then the stack pointer is moved downward to deallocate the argument a. In this example the stack pointer is incremented by 2.

2.2.42 RTE (ReTurn from Exception)

ReTurn from Exception

RTE

<Operation>

 $@SP+ \to SR$

(if maximum mode then $@SP+ \rightarrow CP$)

 $@SP+ \rightarrow PC$

<Condition Code>

 $\begin{array}{c|cccc} N & Z & V & C \\ \hline \updownarrow & \updownarrow & \updownarrow & \updownarrow \\ \hline \end{array}$

N: Popped from stack.

Z: Popped from stack.

V: Popped from stack.

C: Popped from stack.

<Assembly-Language Format>

RTE

(Example)

RTE

<Operand Size>

<Description>

This instruction returns from an exception-handling routine. It pops the program counter (PC) and status register (SR) from the stack. In the maximum mode it also pops the code page register (CP).*

Execution continues from the new address in the program counter (and code page register in maximum mode).

Interrupts are not accepted and trace exception processing is not performed immediately after the end of this instruction.

* The code page (CP) register is one byte in length. A full word is popped from the stack and the lower 8 bits are placed in the CP.

<Instruction Format>

0 0 0 0 1	0 1 0
-----------	-------

2.2.43 RTS (ReTurn from Subroutine)

ReTurn from Subrouti	ıne
----------------------	-----

RTS

<Condition Code>

<Operation>

 $@SP+ \rightarrow PC$

N	Z	V	C
_			

<Assembly-Language Format>

RTS (Example)

RTS

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

<Operand Size>

<Description>

This instruction is used to return from a subroutine in the same page. It pops the program counter (PC) from the stack. Execution continues from the new PC address.

This instruction can be used to return from a subroutine called by the BSR or JSR instruction.

<Instruction Format>

	0	0	0	1	1	0	0	1
--	---	---	---	---	---	---	---	---

2.2.44 SCB (Subtract, Compare and Branch conditionally)

Subtract, Compare and Branch conditionally

SCB

<Operation>

If condition is true then next;

else $Rn - 1 \rightarrow Rn$;

If Rn = -1 then next

else PC + disp \rightarrow PC;

<Assembly-Language Format>

SCB/cc Rn, disp

Note: F (False), NE (Not Equal), or EQ

(EQual) can be specified in the condition code

field (cc). There are accordingly three

mnemonics:

SCB/F, SCB/NE, and SCB/EQ

(Example)

SCB/EQ R4,LABEL

<Condition Code>

N Z V C

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

<Operand Size>

<Description>

This instruction is used for loop control. The condition code (cc) field can be set to create a pure counted loop (SCB/F), or a do-while or do-until (SCB/NE or SCB/EQ) loop with a limiting count.

If the specified condition (cc) is true, this instruction exits the loop by proceeding to the next instruction. Otherwise, it decrements the counter register (Rc) and exits the loop if the result is -1. When it does not exit the loop, this instruction branches to a relative address given by an 8-bit displacement value from -128 to +127.

The loop counter register (Rc) is decremented as a word register. The program counter (PC) value used in address calculation is the address of the instruction immediately following the SCB instruction.

Mnemonic	Description	Condition
SCB/F		False
SCB/NE	Not Equal	Z = 0
SCB/EQ	Equal	Z = 1

Subtract,	btract, Compare and Branch conditionally SCB																
<instructi< th=""><th>ion</th><th>For</th><th>rma</th><th>ıt></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></instructi<>	ion	For	rma	ıt>													
SCB/F	0	0	0	0	0	0	0	1	1	0	1	1	1	r	r	r	disp
SCB/NE	0	0	0	0	0	1	1	0	1	0	1	1	1	r	r	r	disp
SCB/EQ	0	0	0	0	0	1	1	1	1	0	1	1	1	r	r	r	disp

<Note>

The general SCB instruction controls a loop with a counter register and the CCR bits as termination conditions. The H8/500 provides three SCB instructions: SCB/F, SCB/NE, and SCB/EQ.


① The SCB/F instruction can be broken down into the following more general instructions:

If a loop count is set in Rn, this produces a simple counted loop. In the following example the loop is executed 9 + 1 = 10 times. The final value left in R1 is 10.

② The SCB/NE instruction can be broken down into the following more general instructions:

In the following example a search for a value other than "A" is made in a block of the length indicated by general register R3 beginning at the address indicated by R4.

<Note (Continued)>




Length = 10 bytes

MOV.W #9,R3
LO: CMP.B #"A", @R4+ Start loop
SCB/NE R3,LO End loop

With the data shown, the loop executes 7 times and ends with the Z bit cleared to 0 and the value 3 in R3. The position of the first non-"A" data can be calculated as R4 + (10 - R3). If all the data were "A," the loop would end with the Z bit set to 1 and R3 = -1.

③ The SCB/EQ instruction can be broken down into the following more general instructions:

In the following example a search for the value "A" is made in a block of the length indicated by general register R3 beginning at the address indicated by R4.



Length = 10 bytes

MOV.W #9,R3
LO: CMP.B #"A", @R4+ Start loop
SCB/EQ R3,LO End loop

With the data shown, the loop executes 4 times and ends with the Z bit set to 1 and the value 6 in R3. The position of the first "A" can be calculated as R4 + (10 - R3). If there was no "A," the loop would end with the Z bit cleared to 0 and R3 = -1.


2.2.45 SHAL (SHift Arithmetic Left)

SHift Arithmetic Left	SHAL
<operation></operation>	<condition code=""></condition>
(EAd) shifted arithmetic left \rightarrow (EAd)	$\begin{array}{c cccc} N & Z & V & C \\ \hline \updownarrow & \updownarrow & \updownarrow & \updownarrow \\ \hline \end{array}$
<assembly-language format=""></assembly-language>	
SHAL <ead> (Example) SHAL.B @R2+</ead>	N: Set to "1" when the result is negative; otherwise cleared to "0."Z: Set to "1" when the result is zero; otherwise cleared to "0."
<operand size=""> Byte Word</operand>	V: Set to "1" when the shift changes the value of the most significant bit; otherwise cleared to "0." C: Set to the value shifted out from the most significant bit.

<Description>


This instruction shifts the destination operand (general register Rd or memory contents) left, and sets the C bit to the value shifted out from the most significant bit. The least significant bit is cleared to "0."





2.2.46 SHAR (SHift Arithmetic Right)

SHift Arithmetic Right	SHAR							
<operation></operation>	<condition code=""></condition>							
(EAd) shifted arithmetic right \rightarrow (EAd)	N Z V C							
<assembly-language format=""></assembly-language> SHAR <ead> (Example) SHAR.W @H'FF00</ead>	N: Set to "1" when the result is negative; otherwise cleared to "0."Z: Set to "1" when the result is zero; otherwise cleared to "0."							
<operand size=""> Byte Word</operand>	V: Always cleared to 0.C: Set to the value shifted out from the least significant bit.							
-	nd (general register Rd or memory contents) right, ne least significant bit. The most significant bit does same.							




<instruction format=""></instruction>	•									
EA	0 (0 0 1 1	0 0	1						
<addressing modes=""></addressing>										
Rn @Rn@	(d.9 Dn)	@(d:16 D	n)@ Dn	@Pn	@22.8	@00:16	#vv.Q	#vv·16		
Kii @Kii @	(u.o,Kii)	@(u.10,K	11)@-Kii	@Kn⊤	@aa.o	waa.10	$\pi \lambda \lambda . 0$	πλλ.10		

2.2.47 SHLL (SHift Logical Left)


SHift Logical Left	SHLL								
<operation></operation>	<condition code=""></condition>								
(EAd) shifted logical left \rightarrow (EAd)	N Z V C								
	\$\\ \pm\$ \\ \pm\$ \\ \pm\$ \\ \qmathref{0} \\ \pm\$								
<assembly-language format=""></assembly-language>									
SHLL <ead></ead>	N: Set to "1" when the result is negative;								
(Example)	otherwise cleared to "0."								
SHLL.B R1	Z: Set to "1" when the result is zero; otherwise cleared to "0."								
<operand size=""></operand>	V: Always cleared to 0.C: Set to the value shifted out from the								
Byte									
Word	most significant bit.								
<description></description>									
-	operand (general register Rd or memory contents) left,								
	the most significant bit. The least significant bit is clear								

to 0. The only difference between this instruction and SHAL is that this instruction clears the V bit to "0."



2.2.48 SHLR (SHift Logical Right)

SHift Logical Right SHLR <Operation> <Condition Code> (EAd) shifted logical right \rightarrow (EAd) Z 0 <Assembly-Language Format> N: Always cleared to 0. SHLR <EAd> Z: Set to "1" when the result is zero; (Example) otherwise cleared to "0." SHLR.W @-R1 V: Always cleared to 0. C: Set to the value shifted out from the <Operand Size> least significant bit. Byte Word <Description> This instruction shifts the destination operand (general register Rd or memory contents) right, and sets the C bit to the value shifted out from the least significant bit. The most significant bit is cleared to 0.



2.2.49 SLEEP (SLEEP)

<Instruction Format>

0 1 0

0 0 0 1 1

SLEEP	SLEEP
<operation></operation>	<condition code=""></condition>
Normal operating mode \rightarrow power-down mode	N Z V C
<assembly-language format=""></assembly-language>	
SLEEP	N: Previous value remains unchanged.
(Example)	Z: Previous value remains unchanged.
SLEEP	V: Previous value remains unchanged.
	C: Previous value remains unchanged.
<operand size=""></operand>	
<description></description>	
When the SLEEP instruction is executed, the	e CPU enters the power-down mode. Its internal
state remains unchanged, but the CPU stops exe	cuting instructions and waits for an exception
handling request. When it receives such a reque	est, the CPU exits the power-down mode and begins
exception handling.	

2.2.50 STC (STore Control register)

Destination Yes Yes

Yes

STore Control register	STC
<operation></operation>	<condition code=""></condition>
$CR \rightarrow (EAd)$	N Z V C
<assembly-language format=""> STC CR, <ead> (Example) STC.B BR,R0 <operand size=""> Byte Word</operand></ead></assembly-language>	N: Previous value remains unchanged.Z: Previous value remains unchanged.V: Previous value remains unchanged.C: Previous value remains unchanged.
(Depends on the control register)	
<description></description>	
	control register (CR) to a general register or memory
location (destination operand).	
	tion depends on the control register as indicated in Table
1-12 in Section 1.3.6, "Register Specification	on."
<instruction format=""></instruction>	
EA 1 0 0 1 1	ссс
<addressing modes=""></addressing>	
Rn @Rn @(d:8,Rn) @(d:16,R	n)@-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16

Yes

Yes

Yes

Yes

Yes

2.2.51 STM (STore Multiple registers)

STore Multiple registers

STM

<Condition Code>

<Operation>

Rs (register group) \rightarrow @-SP (stack)

N	Z	V	C

<Assembly-Language Format>

STM <register list>,@-SP (Example)

STM (R0-R3),@-SP

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

<Operand Size>

Word

<Description>

This instruction pushes data from a specified list of general registers onto the stack. In the instruction code, the register list is encoded as one byte in which bits set to "1" indicate registers to be pushed. The highest-numbered register in the list is pushed first, the next-highest-numbered register second, and so on.

At the end of this instruction, general register R7 (the stack pointer) is updated to the value: (contents of R7 before this instruction) $-2 \times$ (number of registers pushed). If the register list includes R7, the value pushed is (contents of R7 before this instruction) -2.


<Instruction Format>

	0	0	0	1	0	0	1	0	register list								
Register list																	
		7	6	6	5	5	4		3	2	1	0					
	R	27	R	6	R	5	R	4	R3	R2	R1	R0					

<Note>

The STM instruction can be used to save a group of registers to the stack at the beginning of exception handling routine or a subroutine. When there are many registers to save, the STM instruction is faster than the MOV instruction.

The status of the stack before and after an STM instruction is shown below.




Execution of STM (R0-R3, R7),@-SP

If R7 (the stack pointer) is included in the register list, the value of R7 pushed on the stack is: (contents of R7 before the instruction) – 2. The value of R7 after execution of the instruction is: (contents of R7 before the instruction) – $2 \times$ (number of registers restored).

Normally the STM instruction is paired with an LDM instruction which restores the registers. LDM does not, however, restore R7; it performs a dummy read instead. Accordingly, the program will execute faster if R7 is not specified in the register list.

<Note (Continued)>

The following graph compares the number of machine states required for execution of STM and execution of the same process using the MOV instruction.



Note: This graph is for the case in which instruction fetches and stack access are both to on-chip memory.

The STM instruction is faster when the number of registers is four or more. The MOV instruction is faster when there are only one or two registers to save. If the instruction fetches are to off-chip memory, the STM instruction is faster when there are two registers or more.

2.2.52 SUB (SUBtract binary)

SUBtract binary	SUB
<operation></operation>	<condition code=""></condition>
$Rd - (EAs) \rightarrow Rd$	$\begin{array}{c cccc} N & Z & V & C \\ \hline \updownarrow & \updownarrow & \updownarrow & \updownarrow \\ \hline \end{array}$
<assembly-language format=""> SUB <eas>,Rd (Example) SUB.W @R1,R0</eas></assembly-language>	N: Set to "1" when the result is negative; otherwise cleared to "0."Z: Set to "1" when the result is zero; otherwise cleared to "0."
<operand size=""> Byte Word</operand>	V: Set to "1" if an overflow occurs; otherwise cleared to "0." C: Set to "1" if a borrow occurs; otherwise cleared to "0."

<Description>

<Instruction Format>

This instruction subtracts a source operand from general register Rd (destination operand) and places the result in general register Rd.

		ΕA		0 0) 1	1 0	r r	r					
_	<addressing modes=""></addressing>												
		Rn	@Rn	@(d:8,Rn)	@(d:	16,Rı	n)@-Rn	@Rn+	@aa:8	@aa:16	#xx:8	#xx:16	
5	Source	Yes	Yes	Yes	Y	es es	Yes	Yes	Yes	Yes	Yes	Yes	
Ι	Destination	ıYes			-	_							

2.2.53 SUBS (SUBtract with Sign extension)

SUBtract with Sign extension

SUBS

<Operation>

 $Rd - (EAs) \rightarrow Rd$

Condition	Coae>

N Z V C

<Assembly-Language Format>

SUBS <EAs>,Rd
(Example)

SUBS.W #2,R2

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

<Operand Size>

Byte

Word

<Description>

This instruction subtracts the source operand from the contents of general register Rd (destination operand) and places the result in general register Rd.

Differing from the SUB instruction, this instruction does not alter the condition code.

If byte size is specified, the sign bit of the source operand is extended. The subtraction is performed using the resulting word data. General register Rd is always accessed as a word-size operand.

<Instruction Format>

EA	0	0	1	1	1	r	r	r
----	---	---	---	---	---	---	---	---

<Addressing Modes>

	Rn	@Rn	@(d:8,Rn)	@(d:16,Rn)	@-Rn	@Rn+	@aa:8	@aa:16	#xx:8	#xx:16
Source	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Destination	n Ves									

2.2.54 SUBX (SUBtract with eXtend carry)

SUBtract with eXtend carry	SUBX				
<operation></operation>	<condition code=""></condition>				
$Rd - (EAs) - C \rightarrow Rd$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				
<assembly-language format=""></assembly-language> <pre>SUBX <eas>,Rd (Example)</eas></pre> SUBX.W @R2+,R0	N: Set to "1" when the result is negative; otherwise cleared to "0."Z: Set to "1" when the result is zero; otherwise cleared to "0."				
<operand size=""> Byte Word</operand>	V: Set to "1" if an overflow occurs; otherwise cleared to "0." C: Set to "1" if a borrow occurs; otherwise cleared to "0."				

<Description>

This instruction subtracts the source operand contents and the C bit from general register Rd (destination operand) and places the result in general register Rd.

<addressing modes=""></addressing>										
	Rn	@Rn @	@(d:8,Rn)	@(d:16,Rn)	@-Rn	@Rn+	@aa:8	@aa:16	#xx:8	#xx:16
Source	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Destinatio	n Yes		_	_	_		_	_	_	_

2.2.55 SWAP (SWAP register halves)

SWAP register halves	SWAP					
<operation></operation>	<condition code=""></condition>					
Rd (upper byte) \leftrightarrow Rd (lower byte)	N Z V C					
<assembly-language format=""> SWAP Rd (Example) SWAP R0 <operand size=""> Byte</operand></assembly-language>	 N: Set to "1" when the result is negative; otherwise cleared to "0." Z: Set to "1" when the result is zero; otherwise cleared to "0." V: Always cleared to 0. C: Previous value remains unchanged. 					
<pre><description> This instruction interchanges the upper eight with the lower eight bits. </description></pre> <pre><instruction format=""></instruction></pre>	bits of general register Rd (destination register)					
1 0 1 0 0 r r r 0 0 0 1 0 0	0 0					

2.2.56 TAS (Test And Set)

Destination Yes Yes

Yes

Yes

Yes

Yes

Yes

Yes

Test And Set	TAS					
<pre><operation> Set CCR according to result of (EAd) – 0 (1)2 → (<bit 7=""> of <ead>) </ead></bit></operation></pre> <pre> <assembly-language format=""> TAS <ead> (Example) TAS @H'F000</ead></assembly-language></pre>	Condition Code> N Z V C ↓ ↓ 0 0 N: Set to "1" when the result is negative; otherwise cleared to "0." Z: Set to "1" when the result is zero; otherwise cleared to "0." V: Always cleared to 0.					
•	C: Always cleared to 0. and (general register Rd or memory contents) by a register according to the result, then sets the most					
<instruction format=""> EA</instruction>						
<addressing modes=""> Rn @Rn@(d:8,Rn) @(d:16,R</addressing>	Rn)@-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16					

Test And Set TAS

<Note>

Execution of the TAS instruction causes the CPU to perform the read-modify-write cycle shown below. No signal is output to indicate this cycle, but at the point between the read and write cycles the CPU will not accept interrupts and will not relinquish the bus. If an address error or other exception condition occurs during the read cycle, it is not handled until the write cycle has been executed.

The timing chart below is for access to off-chip memory by the H8/532.

Read cycle

Write cycle

2.2.57 TRAPA (TRAP Always)

TRAP Always	TRAPA
<operation></operation>	<condition code=""></condition>
$PC \rightarrow @-SP$	N Z V C
(If maximum mode then $CP \rightarrow @-SP$)	
$SR \rightarrow @-SP$	
(If maximum mode then $\langle vector \rangle \rightarrow CP$)	N: Previous value remains unchanged.
$\langle \text{vector} \rangle \rightarrow \text{PC}$	Z: Previous value remains unchanged.
	V: Previous value remains unchanged.
<assembly-language format=""></assembly-language>	C: Previous value remains unchanged.
TRAPA #xx	
(Example)	
TRAPA #4	
	<u>_</u>
<operand size=""></operand>	

<Description>

This instruction generates a trap exception with a specified vector number.

When a TRAPA instruction is executed, the CPU initiates exception handling according to its current operating mode. In the minimum mode, it pushes the program counter (PC) and status register (SR) onto the stack, then indexes the vector table by the vector number specified in the instruction and copies the vector at that location to the program counter. In the maximum mode, it pushes the code page register* (CP), PC, and SR onto the stack and copies the vector to CP and PC.

* The code page register is byte size, but the stack and vector table are always accessed as word data. The lower eight bits are used.

<Instruction Format>

#VEC: A 4-bit number from 0 to 15 specifying an exception vector number acording to the table below.

#VEC	Vector ac	ldress	4371 7	Vector address				
#VEC	Minimum mode Maximum mode		#VE	C	Maximum mode			
0	H'0020 - H'0021	H'0040 - H'0043	8	H'0030 - H'0031	H'0060 – H'0063			
1	H'0022 - H'0023	H'0044 - H'0047	9	H'0032 - H'0033	H'0064 - H'0067			
2	H'0024 - H'0025	H'0048 - H'004B	10	H'0034 - H'0035	H'0068 - H'006B			
3	H'0026 - H'0027	H'004C - H'004F	11	H'0036 - H'0037	H'006C - H'006F			
4	H'0028 - H'0029	H'0050 - H'0053	12	H'0038 - H'0039	H'0070 - H'0073			
5	H'002A - H'002B	H'0054 - H'0057	13	H'003A - H'003B	H'0074 - H'0077			
6	H'002C - H'002D	H'0058 - H'005B	14	H'003C - H'003D	H'0078 - H'007B			
7	H'002E - H'002F	H'005C - H'005F	15	H' 003E – H'003F	H'007C - H'007F			

2.2.58 TRAP/VS (TRAP if oVerflow)

TRAP if oVerflow bit is Set	TRAP/VS
<operation></operation>	<condition code=""></condition>
If V bit is set then TRAP else next;	N Z V C
<assembly-language format=""> TRAP/VS (Example) TRAP/VS</assembly-language>	N: Previous value remains unchanged.Z: Previous value remains unchanged.V: Previous value remains unchanged.C: Previous value remains unchanged.

<Description>

<Operand Size>

When this instruction is executed, the CPU checks the CCR (condition code register) and initiates exception handling if the V bit is set to "1". If the V bit is cleared, execution proceeds to the next instruction without an exception.

The vector address of the exception generated by a TRAP/VS instruction is shown below.

Minimum mode	Maximum mode			
H'0008 - H'0009	H'0010 - H'0013			

<<u>Instruction Format></u> 0 0 0 0 1 0 0 1

2.2.59 TST (TeST)

Destination Yes Yes

TeST	TST				
<operation></operation>	<condition code=""></condition>				
Set CCR according to result of (EAd) – 0	N Z V C				
<assembly-language format=""> TST <ead> (Example) TST @(H'1000,R1)</ead></assembly-language>	N: Set to "1" when the result is negative; otherwise cleared to "0."Z: Set to "1" when the result is zero; otherwise cleared to "0."				
<operand size=""> Byte</operand>	V: Always cleared to 0. C: Always cleared to 0.				
Word					
Description> This instruction compares the destination open open open open open open open op	erand (general register Rd or memory contents) with to the result. It does not modify the destination				
<instruction format=""></instruction>					
EA 0 0 0 1 0 1	1 0				
<addressing modes=""> Rn @Rn@(d:8,Rn) @(d:16,Rn)@</addressing>	-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16				

Yes

Yes

Yes

Yes

Yes

Yes

2.2.60 UNLK (UNLinK)

UNLinK

UNLK

<Operation>

 $FP (R6) \rightarrow SP$

 $@SP+ \rightarrow FP (R6)$

<Condition Code>

N Z V C

<Assembly-Language Format>

UNLK FP (Example)

UNLK FP

- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

<Operand Size>

<Description>

This instruction deallocates a stack frame created by a LINK instruction.

It copies the frame pointer (FP = R6) contents to the stack pointer (SP = R7), then pops the top word in the new stack area (the FP saved by the LINK instruction) to the frame pointer.

<Instruction Format>

0 0 0 0 1 1 1 1

2.2.61 XCH (eXCHange registers)

eXCHange register	XCH			
<pre><operation> Rs ↔ Rd <assembly-language format=""> XCH Rs,Rd (Example) XCH R0,R1</assembly-language></operation></pre>	N Z V C N: Previous value remains unchanged. V: Previous value remains unchanged. V: Previous value remains unchanged. C: Previous value remains unchanged. C: Previous value remains unchanged.			
<pre><operand size=""> Word <description> This instruction interchanges the contents of the</description></operand></pre>				
	r _d r _d			
<addressing modes=""> Rn @Rn @(d:8,Rn) @(d:16,Rn)@-</addressing>	-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16			
Source Yes — — — — — — — — — — — — — — — — — — —				

2.2.62 XOR (eXclusive OR logical)

Source

Destination Yes

Yes Yes

Yes

Yes

Yes

Yes

Yes

Yes

Yes

Yes

eXclusive OR logical	XOR
$<$ Operation $>$ $Rd \oplus (EAs) \rightarrow Rd$	<condition code=""> N Z V C</condition>
<pre><assembly-language format=""> XOR <eas>,Rd (Example) XOR.B @H'A0:8,R0</eas></assembly-language></pre>	N: Set to "1" when the result is negative; otherwise cleared to "0."Z: Set to "1" when the result is zero; otherwise cleared to "0."
<operand size=""> Byte Word</operand>	V: Always cleared to 0.C: Previous value remains unchanged.
Description> This instruction obtains the logical exclusive general register Rd (destination operand) and plant	e OR of the source operand and the contents of aces the result in general register Rd.
<instruction format=""> EA 0 1 1 0 0 r</instruction>	rr
<addressing modes=""> Rn @Rn @(d:8,Rn) @(d:16,Rn)@</addressing>	P-Rn @Rn+ @aa:8 @aa:16 #xx:8 #xx:16

2.2.63 XORC (eXclusive OR Control register)

eXclusive OR Control register	XORC
<operation></operation>	<condition code=""></condition>
$CR \oplus \#IMM \rightarrow CR$	$egin{array}{c cccc} N & Z & V & C \\ \hline \Delta & \Delta & \Delta & \Delta \\ \hline \end{array}$
<pre><assembly-language format=""> XORC #xx,CR (Example) XORC.B #H'01,CCR</assembly-language></pre>	 (1) When CR is the status register (SR or CCR), the N, Z, V, and C bits are set according to the result of the operation. (2) When CR is not the status register (EP, TP,
<operand size=""> Byte Word (Depends on the control register)</operand>	DP, or BR), the bits are set as below. N: Set to "1" when the MSB of the result is "1;" otherwise cleared to "0." Z: Set to "1" when the result is zero; otherwise cleared to "0."
Description >	V: Always cleared to 0.C: Previous value remains unchanged.

<Description>

This instruction exclusive-ORs the contents of a control register (CR) with immediate data and places the result in the control register.

The operand size specified in the instruction depends on the control register as indicated in Table

		a		egister as maleated in Table				
1-12 in Section 1.3.6, "Register Specification."								
Interrupts are not a	Interrupts are not accepted and trace exception processing is not performed immediately after the							
end of this instruction.								
<instruction format<="" td=""><td colspan="8"><instruction format=""></instruction></td></instruction>	<instruction format=""></instruction>							
XORC #xx:8,CR	00000100	data	01101 ccc					
XORC #xx:16,CR	00001100	data (H)	data (L)	0 1 1 0 1 ccc				
<addressing modes=""></addressing>	>							
Rn @Rn	@(d:8,Rn) @(d:1	6,Rn)@-Rn @	Rn+ @aa:8 @aa	a:16 #xx:8 #xx:16				
Source — —		_		– Yes Yes				

2.3 Instruction Codes

Table 2-1 shows the machine-language coding of each instruction.

• How to read Table 2-1 (a) to (d).

The general operand format consists of an effective address (EA) field and operation-code (OP) field specified in the following order:

	EA field		Op field		
1	2	3	4	5	6

Bytes 2, 3, 5, 6 are not present in all instructions.

			3				disp (L)				address (L)		data (L)			
		Operation code (EA)	2			disp	disp (H)			address	address (H)	data	data (H)			
)	1	1010Szrr	1 1 0 1 Sz r r r	1110Szrr	1111Szrrr	1011Szrrr	1 1 0 0 Sz r r r	0 0 0 0 0 Sz 1 0 1	0 0 0 1 Sz 1 0 1	00000100	00001100			
	Instruction	Address-	ing mode	Rn	@Rn	@(d:8, Rn)	@(d:16, Rn)	@-Rn	@Rn+	@aa:8	@aa:16	#xx:8	#xx:16	Opera	ntion code (OP)	6
	MOV:G.B <eas></eas>	,Rd		2	2	3	4	2	2	3	4	3		1 0 0 0 0 r _d r _d r _d		
ion	MOV:G.W <eas></eas>	>,Rc	1	2	2	3	4	2	2	3	4		4	1 0 0 0 0 r _d r _d r _d		
instruction	MOV:G.B Rs, <ea< td=""><td></td><td></td><td>2</td><td>2</td><td>3</td><td>4</td><td>2</td><td>2</td><td>3</td><td>4</td><td>3</td><td></td><td>1 0 0 1 0 r_s r_s r_s</td><td></td><td></td></ea<>			2	2	3	4	2	2	3	4	3		1 0 0 1 0 r _s r _s r _s		
ins	MOV:G.W Rs, <e.< td=""><td>Ad></td><td>></td><td>2</td><td>2</td><td>3</td><td>4</td><td>2</td><td>2</td><td>3</td><td>4</td><td></td><td>4</td><td>$1\ 0\ 0\ 1\ 0\ r_{\rm S}\ r_{\rm S}$</td><td></td><td></td></e.<>	Ad>	>	2	2	3	4	2	2	3	4		4	$1\ 0\ 0\ 1\ 0\ r_{\rm S}\ r_{\rm S}$		
	Byte length of instruction Shading indicates addressing modes not available for this instruction.															

Some instructions have a special format in which the operation code comes first.

The following notation is used in the tables.

• Sz: Operand size (byte or word)

Byte: Sz = 0Word: Sz = 1 • rrr: General register number field

rrr	Sz = 0 (Byte)	Sz = 1 (Word)
	15 8 7 0	15 0
000	Not used R0	R0
0 0 1	Not used R1	R1
010	Not used R2	R2
0 1 1	Not used R3	R3
100	Not used R4	R4
101	Not used R5	R5
110	Not used R6	R6
111	Not used R7	R7

• c c c: Control register number field

ссс	Sz = 0 (Byte)	Sz = 1 (Word)
000	(Not allowed*)	15 0 SR
0 0 1	CCR	(Not allowed)
010	(Not allowed)	(Not allowed)
0 1 1	BR	(Not allowed)
100	EP	(Not allowed)
1 0 1	DP	(Not allowed)
110	(Not allowed)	(Not allowed)
111	TP	(Not allowed)

^{* &}quot;Disallowed" means that this combination of bits must not be specified. Specifying a disallowed combination may cause abnormal results.

• register list: A byte in which bits indicate general registers as follows

Bit:	7	6	5	4	3	2	1	0
	R7	R6	R5	R4	R3	R2	R1	R0

• #VEC: Four bits designating a vector number from 0 to 15. The vector numbers correspond to addresses of entries in the exception vector table as follows:

#VEC	Vector ad	ldress	437 17	Vector address		
#VEC	Minimum mode	Maximum mode	#VE	Minimum mode	Maximum mode	
0	H'0020 - H'0021	H'0040 - H'0043	8	H'0030 - H'0031	H'0060 – H'0063	
1	H'0022 - H'0023	H'0044 - H'0047	9	H'0032 - H'0033	H'0064 - H'0067	
2	H'0024 - H'0025	H'0048 - H'004B	10	H'0034 - H'0035	H'0068 - H'006B	
3	H'0026 - H'0027	H'004C - H'004F	11	H'0036 - H'0037	H'006C - H'006F	
4	H'0028 - H'0029	H'0050 - H'0053	12	H'0038 - H'0039	H'0070 - H'0073	
5	H'002A - H'002B	H'0054 - H'0057	13	H'003A - H'003B	H'0074 - H'0077	
6	H'002C - H'002D	H'0058 - H'005B	14	H'003C - H'003D	H'0078 - H'007B	
7	H'002E - H'002F	H'005C - H'005F	15	H'003E - H'003F	H'007C - H'007F	

• Examples of machine-language coding

Example 1: ADD:G.B @R0,R1

	EA field	OP field					
Table 2.1 (a)	1101Szrrr	0 0 1 0 0 r _d r _d r _d					
Machine code	11010000	00100001					
	H'D021						

Example 2: ADD:G.W @H'11:8,R1

	EA field	OP field					
Table 2.1 (a)	0 0 0 0 Sz 1 0 1	00010001	00100r _d r _d r _d				
Machine code	00001101	00010001	00100001				
	H'0D1121						

2.5 Condition Code Changes

The changes in the condition code bits occurring after the execution of each CPU instruction are summarized in Tables 2-7 (1) to (4). The following notation is used.

Sm: Most significant bit of source operand

Dm: Most significant bit of destination

	_
	operand
Rm:	Most significant bit of result
Dn:	Bit n of destination operand
:	Not changed.
‡ :	Changed according to the result of the
	instruction.

Instruction	N	Z	V	C	Definitions
ADD	\	\	\	‡	
ADDS		—	—	—	
ADDX	\(\)	\	\(\)	\(\)	N = ~
					Z = ~
					V = ~
					C = ~

0: Always cleared to "0."

1: Always set to "1."

 Δ : Handling depends on the operand.

Table 2-7 Condition Code Changes (1)

Instruction	N	\mathbf{Z}	\mathbf{V}	C	Definitions
ADD					N = Rm
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
					$V = Sm \cdot Dm \cdot Rm + Sm \cdot Dm \cdot Rm$
					$C = Sm \cdot Dm + Dm \cdot Rm + Sm \cdot Rm$
ADDS	_	_	_	_	
ADDX	\	‡	\(\)	‡	N = Rm
					$Z = Z' \cdot Rm \cdot \cdot R0^*$
					$V = Sm \cdot Dm \cdot Rm + Sm \cdot Dm \cdot Rm$
					$C = Sm \cdot Dm + Dm \cdot Rm + Sm \cdot Rm$
AND	\	\(\)	0	_	N = Rm
					$Z = Rm \cdot Rm \cdot 1 \cdot \cdot R0$
ANDC	Δ	Δ	Δ	Δ	If $CR = SR$ (CCR): N, Z, V, and C are ANDed with source operand
					bits 3 to 0.
					If $CR \neq SR$ (CCR): $N = Rm$
					$Z = Rm \cdot Rm \cdot 1 \cdot \cdot R0$
					V = 0
					C = remains unchanged.
Bcc	_		_	_	
BCLR					Z = Dn
BNOT					Z = Dn
BSET	_	\$	_	_	Z = Dn
BSR	_	_	_	_	
BTST		,			Z = Dn
CLR	0	1	0	0	
CMP	\(\)	\(\)	\$	\(\)	N = Rm
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
					$V = Sm \cdot Dm \cdot Rm + Sm \cdot Dm \cdot Rm$
					$C = Sm \cdot Dm + Dm \cdot Rm + Sm \cdot Rm$
DADD	_	\(\)	_	T	$Z = Z \cdot Rm \cdot \cdot R0$
					C = decimal carry
DIVXU	‡	‡	‡	0	N = Rm
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
					V = division overflow

* Z' is the Z bit before execution.		

Table 2-7 Condition Code Changes (2)

Instruction	N	Z	V	C	Definitions
DSUB	_	\$	_	\$	$Z = Z \cdot Rm \cdot \cdot R0$
					C = decimal borrow
EXTS	‡	\$	0	0	N = Rm
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
EXTU	0	‡	0	0	$Z = Rm \cdot Rm \cdot 1 \cdot \cdot R0$
JMP	_	_	_	_	
JSR	_	_	_	_	
LDC	Δ	Δ	Δ	Δ	If $CR = SR$ (CCR), then N, Z, V, and C are loaded from the
					source operand.
					If $CR \neq SR$ (CCR), then N, Z, V, and C remain unchanged.
LDM		_	_		
LINK		_	_		
MOV	‡	\	0		N = Rm
					$Z = Rm \cdot Rm \cdot 1 \cdot \cdot R0$
MOVFPE		_	_	—	
MOVTPE		_	_	_	
MULXU	‡	\	0	0	N = Rm
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
NEG	‡	\	\updownarrow	\updownarrow	N = Rm
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
					$V = Dm \cdot Rm$
					C = Dm + Rm
NOP	_	—	_	_	
NOT	‡	\updownarrow	0	—	N = Rm
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
OR	‡	\	0	—	N = Rm
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
ORC	Δ	Δ	Δ	Δ	If CR = SR (CCR): N, Z, V, and C are ORed with source
					operand bits 3 to 0.
					If $CR \neq SR$ (CCR): $N = Rm$
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$

Table 2-7 Condition Code Changes (3)

Instruction	N	Z	\mathbf{V}	C	Definitions
РЈМР	_	_	_		
PJSR	_	_	_	_	
PRTS	_	_	_	_	
PRTD	_	_	_	_	
ROTL	\	\updownarrow	0	\(\)	N = Rm
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
					C = Dm
ROTR	\	\(\)	0	‡	N = Rm
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
					C = D0
ROTXL	\	\(\)	0	\(\)	N = Rm
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
					C = Dm
ROTXR	\	\(\)	0	‡	N = Rm
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
					C = D0
RTD	—	_	_	_	
RTE	\(\)	\updownarrow	\updownarrow	\(\)	Popped from the stack.
RTS	—	_	_	—	
SCB	—	_	—	—	
SHAL	\	\updownarrow	\updownarrow	\(\)	N = Rm
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
					$V = Dm \cdot Dm - 1 + Dm \cdot Dm - 1$
					C = Dm
SHAR	\(\)	\updownarrow	0	\(\)	N = Rm
					$Z = Rm \cdot Rm \cdot 1 \cdot \cdot R0$
					C = D0
SHLL	\	\updownarrow	0	\(\)	N = Rm
					$Z = Rm \cdot Rm \cdot 1 \cdot \cdot R0$

Table 2-7 Condition Code Changes (4)

Instruction	N	Z	\mathbf{V}	C	Definitions
SHLR	0	‡	0	\(\)	
					$Z = Rm \cdot Rm \cdot 1 \cdot \cdot R0$
					C = D0
SLEEP	_		_		
STC			_		
STM			_		
SUB	‡	‡	‡	\updownarrow	N = Rm
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
					$V = Sm \cdot Dm \cdot Rm + Sm \cdot Dm \cdot Rm$
					$C = Sm \cdot Dm \cdot Dm + Rm \cdot Sm \cdot Rm$
SUBS	_		_	_	
SUBX	‡	‡	‡	\updownarrow	N = Rm
					$Z = Z' \cdot Rm \cdot \cdot R0^*$
					$V = Sm \cdot Dm \cdot Rm + Sm \cdot Dm \cdot Rm$
					$C = Sm \cdot Dm + Dm \cdot Rm + Sm \cdot Rm$
SWAP	‡	‡	0	_	N = Rm
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
TAS	\(\)	\(\)	0	0	N = Rm
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
TRAPA	_		_	_	
TRAP/VS	_	—	_	_	
TST	‡	‡	0	0	N = Rm
					$Z = Rm \cdot Rm \cdot 1 \cdot \cdot R0$
UNLK			_		
XCH	—	—	_	_	
XOR	‡	‡	0	—	N = Rm
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
XORC	Δ	Δ	Δ	Δ	If CR = SR (CCR): N, Z, V, and C are exclusive-ORed with
					source operand bits 3 to 0.
					If $CR \neq SR$ (CCR): $N = Rm$
					$Z = Rm \cdot Rm - 1 \cdot \cdot R0$
					V = 0
					C = remains unchanged.

* Z' is the Z bit before execution.		

2.6 Instruction Execution Cycles

Tables 2-8 (1) through (6) list the number of cycles required by the CPU to execute each instruction in each addressing mode.

The meaning of the symbols in the tables is explained below. The values of I, J, and K are used to calculate the number of execution cycles when off-chip memory is accessed for an instruction fetch or operand read/write. The formulas for these calculations are given next. Different formulas are used for the H8/520/532/534/536, which have an 8-bit external bus, and the H8/510/570, which have a 16-bit external bus.

2.6.1 Calculation of Instruction Execution States (H8/520, H8/532, H8/534, H8/536)

One state is one cycle of the system clock (\emptyset). If $\emptyset = 10$ MHz, then one state = 100ns.


Instruction fetch	Operand read/write	Number of states
On-chip memory*1	On-chip memory, general	(Value in Table 2-8) + (Value in Table 2-9)
	register, or no operand	
	On-chip supporting module	Byte (Value in Table 2-8) + (Value in Table 2-9) + I
	or off-chip memory*2	Word (Value in Table 2-8) + (Value in Table 2-9) + 2 I
Off-chip memory*2	On-chip memory, general	(Value in Table 2-8) $+ 2(J + K)$
	register, or no operand	
	On-chip supporting module	Byte (Value in Table 2-8) + $I + 2(J + K)$
	or off-chip memory*2	Word (Value in Table 2-8) + $2(I + J + K)$

^{*1} When the instruction is fetched from on-chip memory (ROM or RAM), the number of execution states varies by 1 or 2 depending of whether the instruction is stored at an even or odd address. This difference must be noted when software is used for timing, and in other cases in which the exact number of states is important.

^{*2} If wait states are inserted in access to external memory, add the necessary number of cycles.

2.6.2 Tables of Instruction Execution Cycles

Tables 2-8 (1) through (6) should be read as shown below:



instruction	retch (ycies.										
						Α	Addres	sing n	node			
I: Total number of bytes written and read when operand is in memory.	`		Rn	@Rn	@(d:8,Rn)	@(d:16,Rn)	@-Rn	@Rn+	@aa:8	@aa:16	8:xx#	#xx:16
Instruction	I	JK	1	1	2	3	1	1	2	3	2	3
ADD.B	1	1	2	5	5	6	5	6	5	6	3	
ADD.W	2	1	2	5	5	6	5	6	5	6		4
ADD:Q.B	2	1	2	7	7	8	7	8	7	8		
ADD:Q.W	4	1	2	7	7	8	7	8	7	8		
DADD		2	4									
Shading in the I column	mean	ıs				×						

Shading in the I column means the operand cannot be in memory.

Shading indicates addressing modes that cannot be used with this instruction.

2.6.3 Examples of Calculation of Number of States Required for Execution (H8/520, H8/532, H8/534, H8/536)

(Example 1) ADD:G.W @R0, R1: instruction fetch from on-chip memory

Operand	Start	Ass	embler no	tation	Table 2-8 +	Number
Read/Write	addr.	Address	Code	Mnemonic	Table 2-9	of states
On-chip memory	Even	H'0100	H'D821	ADD @R0, R1	5 + 1	6
or general register	Odd	H'0101	H'D821	ADD @R0, R1	5 + 0	5

(Example 2) JSR @R0: instruction fetch from on-chip memory

Operand	Branch	Assembler notation			Table 2-8 +	Number
Read/Write	addr.	Address	Code	Mnemonic	Table 2-9 + 2I	of states
External	Even	H'FC00	H'11D8	JSR @R0	$9+0+2\times 2$	13
memory (word)	Odd	H'FC01	H'11D8	JSR @R0	$9+1+2\times 2$	14

(Example 3) ADD:G.W @R0, R1: instruction fetch from external memory

Operand	A	ssembler	notation	Table 2-8 +	Number
Read/Write	Address	Code	Mnemonic	2(J+K)	of states
On-chip memory	H'9002	H'D821	ADD:G.W @R0, R1	$5 + 2 \times (1+1)$	9
or general register					
On-chip supporting	H'9002 I	H'D821	ADD:G.W @RD, R1	$5+2\times(2+1+1)$	13
module or external					
memory					

2.6.4 Number of Execution States (H8/510, H8/570)

One state is one cycle of the system clock (\emptyset). If $\emptyset = 10$ MHz then one state = 100ns.

Instruction fetch	Operand access	Number of states
16-bit bus, 2-state access address space	16-bit bus and 2-state access address space, or general register	(Value in Table 2-8) + (Value in Table 2-9)
	16-bit bus and 3-state access address space	Byte (Value in Table 2-8) + (Value in Table 2-9) + I Word (Value in Table 2-8) + (Value in Table 2-9) + I/2
	8-bit bus and 2-state access address space	Byte (Value in Table 2-8) + (Value in Table 2-9) Word (Value in Table 2-8) + (Value in Table 2-9) + I
	8-bit bus and 3-state access address space, or on-chip register field	Byte (Value in Table 2-8) + (Value in Table 2-9) + I Word (Value in Table 2-8) + (Value in Table 2-9) + 2I
16-bit bus, 3-state access address space	16-bit bus and 2-state access address space, or general register	(Value in Table 2-8) + (Value in Table 2-9) + $(J + K)/2$
	16-bit bus and 3-state access address space	Byte (Value in Table 2-8) + (Value in Table 2-9) + I + $(J + K)/2$
		Word (Value in Table 2-8) + (Value in Table 2-9) + $(I + J + K)/2$
	8-bit bus and 2-state access address space	Byte (Value in Table 2-8) + (Value in Table 2-9) + (J + K)/2
		Word (Value in Table 2-8) + (Value in Table 2-9) + $I + (J + K)/2$
	8-bit bus and 3-state access address space,	Byte (Value in Table 2-8) + (Value in Table 2-9) + I + $(J + K)/2$
	or on-chip register field	Word (Value in Table 2-8) + (Value in Table 2-9) + $2I + (J + K)/2$

	operana access	- 10	
8-bit bus,	16-bit bus and 2-state	(Value	in Table 2-8) + J + K
2-state access	access address space,		
address space	or general register		
	16-bit bus and 3-state	Byte	(Value in Table 2-8) $+ I + J + K$
	access address space	Word	(Value in Table 2-8) $+ I/2 + J + K$
	8-bit bus and 2-state	Byte	(Value in Table 2-8) $+ J + K$
	access address space	Word	(Value in Table 2-8) $+ I + J + K$
	8-bit bus and 3-state	Byte	(Value in Table 2-8) $+ I + J + K$
	access address space,	Word	(Value in Table 2-8) $+ 2I + J + K$
	or on-chip register field		
8-bit bus,	16-bit bus and 2-state	(Value	in Table 2-8) $+ 2(J + K)$
3-state access	access address space,		
address space	or general register		
	16-bit bus and 3-state	Byte	(Value in Table 2-8) $+ I + 2(J + K)$
	access address space	Word	(Value in Table 2-8) $+ I/2 + 2(J + K)$
	8-bit bus and 2-state	Byte	(Value in Table 2-8) $+ 2(J + K)$
	access address space	Word	(Value in Table 2-8) $+ I + 2(J + K)$
	8-bit bus and 3-state	Byte	(Value in Table 2-8) + $I + 2(J + K)$
	access address space,	Word	(Value in Table 2-8) $+ 2(I + J + K)$
	or on-chip register field		

Number of states

Instruction

fetch

Operand access

address. This point should be noted in software timing routines and other situations in which the precise number of states must be known. 2. If wait states or Tp states are inserted in access to the 3-state access address space, add

states differs by 1 or 2 depending on whether the instruction is stored at an even or odd

Notes: 1. When an instruction is fetched from the 16-bit bus access address space, the number of

- the necessary number of states.
- 3. When an instruction is fetched from the 16-bit-bus, 3-state access address space, the term (J + K)/2 is rounded down to an integer.

2.6.5 Examples of Calculation of Number of States Required for Execution (H8/510, H8/570)

(Example 1) Instruction fetch from 16-bit-bus, 2-state access address space

Operand	Start	Assembler notation			Table 2-8 +	Number
Read/Write	addr.	Address	Code	Mnemonic	Table 2-9	of states
16-bit-bus, 2-state	Even	H'0100	D821	ADD @R0, R1	5 + 1	6
access address	Odd	H'0101	D821	ADD @R0, R1	5 + 0	5
space, or general						
register						

(Example 2) Instruction fetch from 16-bit-bus, 2-state access address space (stack in 8-bit-bus, 3-state access address space)

Operand	Branch	Asse	embler no	otation	Table 2-8+	Number
Read/Write	addr.	Address	Code	Mnemonic	Table 2-9 + 2I	of states
8-bit-bus,	Even	H'FC00	11D8	JSR @R0	$9 + 0 + 2 \times 2$	13
3-state access address space (word)	Odd	H'FC01	11D8	JSR @R0	$9+1+2\times 2$	14

$(Example\ 3)\ Instruction\ fetch\ from\ 8\text{-bit-bus},\ 3\text{-state}\ access\ address\ space$

Operand	Ass	sembler 1	otation	Table 2-8 +	Number
Read/Write	Address	Code	Mnemonic	2(J+K)	of states
16-bit-bus, 2-state access address space, or general register	Н'9002	D821	ADD @R0, R1	$5 + 2 \times (1+1)$	9

$(Example\ 4)\ Instruction\ fetch\ from\ 16\text{-bit-bus},\ 2\text{-state}\ access\ address\ space$

					Table 2-8 +	
Operand	Start	Asse	Assembler notation			Number
Read/Write	addr.	Address Code Mnemonic			$(\mathbf{J} + \mathbf{K})/2$	of states

16-bit-bus,	Even	H'0100	D821 ADD @R0, R1 5 + 1 + (1 + 1) /2 7
2-state access	Odd	H'0101	D821 ADD @R0, R1 $5+0+(1+1)/2$ 6
address space,			
or general registe	er		

Table 2-8 Instruction Execution Cycles (5)

Instruction	(Condition)	Execution cycles	I	J + K
Bcc d:8	Condition false, branch not taken	3		2
	Condition true, branch taken	7		5
Bcc d:16	Condition false, branch not taken	3		3
	Condition true, branch taken	7		6
BSR	d:8	9	2	4
	d:16	9	2	5
JMP	@aa:16	7		5
	@Rn	6		5
	@(d:8, Rn)	7		5
	@(d:16, Rn)	8		6
JSR	@aa:16	9	2	5
	@Rn	9	2	5
	@(d:8, Rn)	9	2	5
	@(d:16, Rn)	10	2	6
LDM		6+4n*	2n	2
LINK	#xx:8	6	2	2
	#xx:16	7	2	3
NOP		2		1
RTD	#xx:8	9	2	4
	#xx:16	9	2	5
RTE	Minimum mode	13	4	4
	Maximum mode	15	6	4
RTS		8	2	4
SCB	Condition false, branch not taken	3		3
	Count = -1 , branch not taken	4		3
	Other than the above, branch taken	8		6
SLEEP	Cycles preceding transition to power-down mode	2		0
STM		6+3n*	2n	2
* n is the nur	mber of registers specified in the register	ist.		

Table 2-8 Instruction Execution Cycles (6)

Instruction	(Condition)	Execution cycles	I	J + K
TRAPA	Minimum mode	17	6	4
	Maximum mode	22	10	4
TRAP/VS	V = 0, trap not taken	3		1
	V = 1, trap taken, minimum mode	18	6	4
	V = 1, trap taken, maximum mode	23	10	4
UNLK		5	2	1
PJMP	@aa:24	9		6
	@Rn	8		5
PJSR	@aa:24	15	4	6
	@Rn	13	4	5
PRTS		12	4	5
PRTD	#xx:8	13	4	5
	#xx:16	13	4	6

Table 2-9 (a) Adjusted value (branch instructions)

Instruction	Address	Adjusted value	
BSR, JMP, JSR, RTS, RTD, RTE	even	0	
TRAPA, PJMP, PJSR, PRTS, PRTD	odd	1	
Bcc, SCB, TRAP/VS (When branches)	even	0	
	odd	1	

 $Table\ 2-9\ (b)\ \ Adjusted\ value\ (Other\ instructions\ by\ addressing\ modes)$

Instructor	Start address	Rn	@Rn	@(d:8,Rn)	@(d:16,Rn)	@-Rn	@Rn+	@aa:8	@aa:16	#xx:8	#xx:16
MOV.B #xx:8, <ea></ea>	even		1	1	1	1	1	1	1		
MOVTPE, MOVFPE	odd		1	1	1	1	1	1	1		
MOV.W #xx:16, <ea></ea>	even		2	0	2	2	2	0	2		
	odd		0	2	0	0	0	2	0		
Instructions other than above	even	0	1	0	1	1	1	0	1	0	0
	odd	0	0	1	0	0	0	1	0	0	0

2.7 Invalid Instruction Exception Handling

Handling of Undefined Instruction Codes: When an attempt is made to execute an instruction with an undefined bit pattern (undefined operation code or addressing mode), the H8/500 initiates invalid instruction exception handling. "Undefined" means that the corresponding entry in the operation code map is blank.

Table 2-10 lists the invalid instruction codes. In addition to the instruction codes listed, there are invalid combinations of addressing modes. These do not cause an invalid instruction exception, so proper handling is not assured.

Table 2-10 Instruction Codes Causing Invalid Instruction Exceptions (a)

	Effective address		Operation code	
	H'0B			
	H'16			
	H'1B			
Register			H'01 to H'07	
	Rn		H'0A, H'0B	
			H'0E, H'0F	
Memory	@Rn		H'01 to H'03	
	@(d:8,Rn)	@(d:16,Rn)	H'0A, H'0B	
	@-Rn	@Rn+	H'0E, H'0F	
	@aa:8	@aa:16	H'10 to H'12	
Immediate	#xx:8	#xx:16	H'00 to H'0F	
			H'10 to H'1F	
			H'78 to H'7F	
			H'90 to H'9F	
			H'C0 to H'CF	
			H'D0 to H'DF	
			H'E0 to H'EF	
			H'F0 to H'FF	

Table 2-10 Instruction Codes Causing Invalid Instruction Exceptions (b)

Operation code	Effective address
H'01	H'00 to H'0F
H'06	H'10 to H'13
H'07	H'15 to H'18
H'11	H'1A, H'1B
	H'1D to H'1F
	H'20 to H'7F
	H'88 to H'8F
	H'98 to H'9F
	H'A8 to H'AF

Table 2-10 Instruction Codes Causing Invalid Instruction Exceptions (c)

	Effective a	ddress	Prefix code	Operation code
Register or	Rn		H'00	H'00 to H'0F
memory	@Rn			H'10 to H'13
	@(d:8, Rn)), @(d:16, Rn)		H'15 to H'18
	@-Rn,	@Rn+		H'1A, H'1B
	@aa:8,	@aa:16		H'1D to H'1F
				H'20 to H'7F
				H'88 to H'8F
				H'98 to H'9F
				H'A8 to H'AF

The following additional instruction codes are invalid in minimum mode.

Table 2-10 Instruction Codes Causing Invalid Instruction Exceptions (d)

Operation code	Effective address	
H'03		
H'13		
H'11	H'14, H'19	
	H'1C	
	H'C0 to H'CF	

Section 3 State Transitions

The CPU operates in five main states: the program execution state, exception handling state, busreleased state, reset state, and power-down state. Figure 3-1 shows the transitions among these states.




Figure 3-1 State Transitions

3.1 Program Execution State

In this state the CPU executes program instructions in normal sequence.

3.2 Exception Handling State

3.2.1 Types of Exception Handling and Their Priorities

As indicated in Table 3-1 (a) and (b), exception handling can be initiated by a reset, address error, trace, interrupt, or instruction. An instruction initiates exception handling if the instruction is an invalid instruction, a trap instruction, or a DIVXU instruction with zero divisor. Exception handling begins with a hardware exception-handling sequence which prepares for the execution of a user-coded software exception-handling routine.

There is a priority order among the different types of exceptions, as shown in Table 3-1 (a). If two or more exceptions occur simultaneously, they are handled in their order of priority. An instruction exception cannot occur simultaneously with other types of exceptions.

Table 3-1 (a) Exceptions and Their Priority

Priority	Exception type	Source	Detection timing	Start of exception- handling sequence
High	Reset	External, internal	RES Low-to-High transition	Immediately
1	Address error	Internal	Instruction fetch or data read/write bus cycle	End of instruction execution
	Trace	Internal	End of instruction execution, if T = "1" in status register	End of instruction execution
Low	Interrupt	External, internal	End of instruction execution or end of exception-handling sequence	End of instruction execution

Table 3-1 (b) Instruction Exceptions

Exception type Start of exception-handling sequence

Invalid instruction	Attempted execution of instruction with undefined code
Trap instruction	Started by execution of trap instruction
Zero divide	Attempted execution of DIVXU instruction with zero divisor

3.2.2 Exception Handling Sources and Vector Table

Figure 3-2 classifies the sources of exception handling. Each source has a different vector address, as listed in Table 3-2. The vector addresses differ between the minimum and maximum modes.




Figure 3-2 Sources of Exception Handling

Table 3-2 Exception Vector Table

Type of exception	Minimum mode	Maximum mode
Reset (initialize PC)	H'0000 to H'0001	H'0000 to H'0003
— (reserved for system)	H'0002 to H'0003	H'0004 to H'0007
Invalid instruction	H'0004 to H'0005	H'0008 to H'000B
DIVXU instruction (zero divide)	H'0006 to H'0007	H'000C to H'000F
TRAP/VS instruction	H'0008 to H'0009	H'0010 to H'0013
_	H'000A to H'000B	H'0014 to H'0017
— (reserved for system)	H'000C to H'000D	H'0018 to H'001B
	H'000E to H'000F	H'001C to H'001F
Address error	H'0010 to H'0011	H'0020 to H'0023
Trace	H'0012 to H'0013	H'0024 to H'0027
— (reserved for system)	H'0014 to H'0015	H'0028 to H'002B
Nonmaskable external interrupt (NMI)	H'0016 to H'0017	H'002C to H'002F
	H'0018 to H'0019	H'0030 to H'0033
— (reserved for system)	to	to
	H'001E to H'001F*	H'003C to H'003F*
TRAPA instruction (16 factors)	H'0020 to H'0021	H'0040 to H'0043
	to	to
	H'003E to H'003F	H'007C to H'007F
External and	H'0040 to H'0041	H'0080 to H'0083
Internal interrupt	to	to
	H'009E to H'009F	H'013C to H'013F

Note: 1. In maximum mode the exception vector table is located in page 0.

^{2.} Each products have different vector table. See the H8 Hardware Manual for details.

^{*} Assigned to ISP address error in the H8/570.

3.2.3 Exception Handling Operation

When exception handling is started by a source other than a reset, in the minimum mode the program counter (PC) and status register (SR) are pushed onto the stack; in the maximum mode the code page register (CP), PC, and SR are pushed onto the stack. Then the trace (T) bit in the status register is cleared to "0," the address of the pertinent exception handling routine is read from the exception vector table, and execution branches to that address.

A reset is handled as follows. When the RES pin goes Low, the CPU waits for the RES pin to go High, then latches the value at the mode input pins in the mode select bits (MDS0 to MDS2) of the mode control register (MDCR). Next the CPU reads the address of the reset handling routine from the exception vector table and executes the program at that address.

3.3 Bus-Released State

When it receives a bus request (BREQ) signal* from an external device, the CPU waits until the end of a machine cycle, then releases the bus.

To notify the external device that it has released the bus, the CPU responds to the BREQ signal by asserting a Low BACK signal. When it receives the BACK signal, the device that requested the bus becomes the bus master and can use the address bus, data bus, and control bus.

* The H8/520 does not support the BREQ signal.

3.4 Reset State

A reset has the highest exception handling priority. A reset provides a way to initialize the system at power-up or when recovering from a fatal error.

When the RES pin goes Low, whatever process is being executed is halted and the micro-computer unit enters the reset state.

A reset clears the T bit (bit 15) of the status register (SR) to "0" to disable the trace mode, and sets the interrupt mask level in I2 to I0 (SR bits 10 to 8) to 7, the highest level. In the reset state all interrupts are disabled, including the nonmaskable interrupt (NMI).

When the RES pin returns from Low to High, the microcomputer unit comes out of the reset state and begins executing the reset exception routine.					

3.5 Power-Down State

In the power-down state some or all of the clock signals are stopped to conserve power. There are three power-down modes. Table 3-1 describes the state of the CPU and the on-chip supporting functions in each mode.

Table 3-3 Power-Down Modes

Mode	Clock	CPU	Supporting functions	CPU registers and on-chip RAM	Recovery methods
Sleep	Runs	Halts	Run	Held	Interrupt—Interrupt is accepted and
					interrupt handling begins.
					RES—Transition to reset state
					STBY*2—Transition to hardware standby mode
Software	Halts	Halts	Halt	Held	NMI—NMI starts clock; NMI
standby			and		exception handling starts
			initialized		automatically after time set in
					watchdog timer
					RES—Clock starts, followed by
					transition to reset state.
					STBY*2—Hardware standby mode.
Hardware	Halts	Halts	Halt	Held*1	High input at STBY pin*3 and
standby			and		Low input at RES pin followed,
			initialized		after clock settling time, by High
					input at RES pin initiates reset
					exception handling routine.

Notes:

- 1. Only on-chip RAM contents are held.
- 2. In the H8/520, select mode 6 at MD2 to MD0.
- 3. In the H8/520, select mode 1, 2, 3, 4, or 7 at MD2 to MD0.

3.5.1 Sleep Mode

Execution of the SLEEP instruction normally causes a transition to the sleep mode. CPU operation halts immediately after execution of the SLEEP instruction, but the CPU register contents remain unchanged. The on-chip supporting functions, in particular the clock, continue to operate.

The CPU "wakes up" from the sleep mode when it receives an exception handling request such as a reset or an interrupt of an acceptable level. The CPU then returns via the exception-handling state to the program execution state.

3.5.2 Software Standby Mode

When the software standby (SSBY) bit in the standby control register (SBYCR)* is set to "1," execution of a SLEEP instruction causes a transition to the software standby mode.

In this mode the CPU, the clock, and the other on-chip supporting functions all stop operating. The on-chip supporting modules are reset, but as long as a minimum voltage level is maintained the contents of CPU registers and on-chip RAM remains unchanged. The status of I/O ports also remains unchanged.

A reset or nonmaskable interrupt is required to recover from the software standby mode. The CPU returns via the exception-handling state to the program execution state. (The H8/570 recovers from software standby mode by reset only. Program execution restarts after the reset exception-handling sequence.)

If a Low STBY signal is received in the software standby mode, the mode changes to the hardware standby mode.

* See the H8 Hardware Manual.

3.5.3 Hardware Standby Mode

Input of a Low STBY signal causes a transition to the hardware standby mode.

In this mode, as in the software standby mode, all operations halt.

All clock signals stop and the on-chip supporting modules are reset, but as long as a minimum voltage level is maintained the contents of on-chip RAM remains unchanged. I/O ports are set to the high-impedance state.

A reset is required to recover from the software standby mode. handling state to the program execution state.	The CPU returns via the exception-

Section 4 Basic Operation Timing

The CPU operates on the \emptyset clock, which is created by dividing the clock oscillator output by 2.

One cycle of the Ø clock is called a "state". The following sections describe the timing of access to on-chip memory, on-chip supporting modules, and off-chip devices.

4.1 On-Chip Memory Access Timing (H8/520/532/534/536/570)

For high-speed execution, access to on-chip memory (RAM and ROM) is performed in two states. The data width is 16 bits.

Figure 4-1 is a timing chart for access to on-chip memory.

No wait state (Tw) is inserted.




Figure 4-1 On-Chip Memory Access Timing

4.2 On-Chip Supporting Module Access Timing

On-chip supporting modules are accessed in three states as shown in Figure 4-2. The data width is 8 bits.

No wait state (Tw) is inserted.




Figure 4-2 On-Chip Supporting Module Access Timing

4.3 External Device Access Timing

Off-chip devices are accessed in two or three states as shown in Figures 4-3 and 4-4.

The access timing depends on the particular off-chip device. A wait-state controller can insert additional wait states (Tw) as necessary. (Wait states cannot be inserted in access to the two-state access address space, however, because of the high processing speed.)

For details about the insertion of wait states, see the H8 Hardware Manual.




Figure 4-3 (a) External Access Cycle (Read Access)




Figure 4-3 (b) External Access Cycle (Write Access)




Figure 4-4 External Access Cycle (H8/510/570)




Figure 4-4 External Access Cycle (H8/510/570) (cont)