





# HARDWARE IMPLEMENTATION OF A REAL-TIME GENETIC ALGORITHM FOR ADAPTIVE FILTERING APPLICATIONS


May Buzaglo and Judit Ben Ami

Under the supervision of: Shahar Gino

Jan. 2022

#### **Outline**

- Background
- Project goals
- Alternative solutions
- Selected solution
- Our work
  - Project stages
  - Architectural design
  - Innovations
  - Results
    - Verification
    - Synthesis
    - Performance
- Summary
- Next steps



# Background

Hardware Implementation of a Real-time Genetic Algorithm for Adaptive Filtering Applications


- Adaptive filtering
  - ARMA Model

Genetic algorithms

# **Adaptive Filtering**

Adaptive filter models the relationship between its input and output

signals.




$$e[n] = d[n] - y[n]$$

# **Adaptive Filtering**

 Adaptive filter models the relationship between its input and output signals.

$$X[n] = (x[n], x[n-1], ..., x[n-M+1])^{T}$$

$$W[n] = (w_1[n], w_2[n], ..., w_M[n])^T$$




$$\downarrow$$


$$y[n] = W[n]X[n]$$

# **Genetic Algorithms**

- Genetic algorithm (GA) is a search heuristic that is inspired by Charles Darwin's theory of natural evolution.
- Has the ability to find the global solutions for linear and nonlinear.
- Has 5 main stages
  - Create initial population
  - Fitness
  - Selection
  - Crossover
  - Mutation




# **Genetic Algorithms**



#### Goal

# Implementing real-time Genetic Algorithm hardware accelerator, based on the article:




"Hardware Implementation of a Real-time Genetic Algorithm for Adaptive Filtering Applications"


#### **Alternative Solutions**


- Software solution
- Different hardware implementations


#### **Selected Solution**


# ■ Main algo blocks from the article:











Create initial population

**Fitness** 

Selection

Crossover

**Mutation** 

# **OUR WORK**


#### **Steps**

- Architectural and logic design
- SystemVerilog implementation
- SystemVerilog functional simulations
- Synthesis and floorplan
- Performance analysis


#### Steps

- Architectural and logic design
- SystemVerilog implementation
- SystemVerilog functional simulations
- Synthesis and floorplan
- Performance analysis

# **Architectural Design – Top level Diagram**



#### GA\_ALGO



#### **MAIN FUNCTION**

Gets 42 bit random number at every cylce.
Outputs all of the chromosomes one-by-one
every time a chromosome is ready. Finish when
reaches P chromosomes.

Gets a single individual and outputs it with it's fitness function

Gets inidividuals cycle by cycle and start to sort them. After getting all the individuals, outputs cycle-by-cycle pairs of paraents

Gets a pair of parents and creates a child

Gets a child and makes mutation and output the new individual

#### **MAIN INTERFACE**

[relevant regs: cnfg\_P, cnfg\_M]
Inputs: start\_pls, rand\_42bit
Outputs: init\_pop\_chromosome, push

[relevant regs: cnfg\_B]

Inputs: fit\_enable, queue\_not\_empty,
queue\_chromosome, V\_vec, d ,fit\_ack

Outputs: cnfg\_max\_fit\_score, pop, vd\_buff\_rd\_req,
vd\_buff\_rd\_idx, fit\_chromosome, fit\_score, fit\_valid

[relevant parameters: cnfg\_P]

Outputs: gen\_created\_pls, fit\_ack, parent1, parent2, parents\_valid, gen\_best\_chrom, gen\_best\_score, selection\_chromosome, push

[relevant parameters: cnfg\_M]

Outputs: parents\_ack, child+child\_valid

[relevant parameters: cnfg\_M]

Inputs: cnfg\_max\_fit\_score, gen\_best\_score, rand\_42bit[39:29], child+child\_valid

Outputs: child ack, chromosome, push

18

# **Architectural Design – Pipeline Diagram**



		New	generation

			_
$\sim$ C	nfa	M	7

o cnfg\_B = 4

o cnfg\_P = 8

o cnfg\_G =2

GA_ INIT_POP [Time per chromosome: M/7]	W queue	GA_ FITNESS [Time per chromosome: 13*B]	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection [Time per chromosome: 4]	GA_ CROSSOVER [Time per chromosome: 1]	GA_ MUTATION [Time per chromosome: 1]	
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(1)
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(2)
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(3)
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(4)
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(5)
GA_ INIT_POP	W	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(6)
							1
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(7)
***							,
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(8)
							,
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(9)
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(10)
GA_ INIT_POP	W queue	GA_ FITNESS	W soreated	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(11)

19

# **Architectural Design – Pipeline Diagram**



Chosen	parameters:

o cnfg\_M = 7

o cnfg\_B = 4

o cnfg\_P = 8


o cnfg\_G =2

							7
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(12)
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(13)
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER ●●	GA_ MUTATION	(14)
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(15)
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(16)
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(17)
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER O	GA_ MUTATION	(18)
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(19)
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER O	GA_ MUTATION	(20)
GA_ INIT_POP	W	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(21)
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(22)
	1					ı	¬
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(23)
							7
GA_ INIT_POP	W queue	GA_ FITNESS	Gen Edio	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(24)
GA_ INIT_POP	W queue	GA_ FITNESS	GA_SELECTION – W sorted pool	GA_SELECTION – parents selection	GA_ CROSSOVER	GA_ MUTATION	(25)

#### **Innovations**

■ Binary-search-tree sorter

Pseudo-modulus




- Functionality
  - insert and ordered traversal
  - serial sorter
- Performance
  - Fast sorter (1 clk latency) requires a lot of area
    - FF array
  - Area efficient sorter is required
    - Memory


#### BST sorter:

- Operations:
  - Insert
  - In-order traversal


- For each node:
  - Right child key > node key
  - Left child key < node key</p>




# **BST Sorter – Memory**





**Insert Example** 






#### **Insert Example**







#### **Insert Example**



Found place!

**Insert Example** 





#### **Traversal Example**


9

Inorder traversal:

Start with min element.

Has right sub tree →


find its min



#### **Traversal Example**

9


Founding min: go down left



#### **Traversal Example**

9


Founding min: go down left.
no more left → min found → found nx!



#### **Traversal Example**

9 12


Don't have right subtree. Go up until you're not right child.



#### **Traversal Example**

9 12


We are not right child → found nx!



#### **Traversal Example**




Don't have right subtree. Go up until you're not right child.



#### **Traversal Example**

9 12 14


#### Keep going up



#### **Traversal Example**




We are not right child → found nx!



#### **Traversal Example**




Has right sub tree → find its min



#### **Traversal Example**




Founding min: go down left.



#### **Traversal Example**




Founding min: go down left.
no more left → min found → found nx!



#### **Traversal Example**




Don't have right subtree. Go up until you're not right child.



#### **Traversal Example**



We are not right child → found nx!




#### **Traversal Example**



23


Has right sub tree → find its min




#### **Traversal Example**




Founding min: go down left.
no more left → min found → found nx!



#### **Traversal Example**




Don't have right subtree. Go up until you're not right child.



#### **Traversal Example**



Keep going up




#### **Traversal Example**




23 40


Keep going up



#### **Traversal Example**




We are not right child → found nx!




#### **Traversal Example**




Has right sub tree → find its min




#### **Traversal Example**




Founding min: go down left.




#### **Traversal Example**




Founding min: go down left.
no more left → min found → found nx!




#### **Traversal Example**




Has right sub tree → find its min




#### **Traversal Example**




Founding min: go down left.




#### **Traversal Example**




Founding min: go down left.
no more left → min found → found nx!



#### **Traversal Example**




Don't have right subtree. Go up until you're not right child.




#### **Traversal Example**




We are not right child → found nx!



#### **Traversal Example**



Don't have right subtree. Go up until you're not right child.




#### **Traversal Example**






72


#### Keep going up




#### **Traversal Example**



We are not right child → found nx!




#### **Traversal Example**



We are max (and no list)

→ ALL DONE!




#### **Traversal Example**










# **BST** sorter:

- Average number of clocks per insert operation: log(N)
- Average number of clocks for in-order traversal: 2N
- Area efficient
  - SRAM
  - Less comparators



# Problem:

- Random parent address selection
- Random weight index selection
- Overall: random number between 0 and z-1 is required
  - z register
  - N random bits are provided

- Can't use the N bits as they are!
  - Example: N=4, z=12: If 12,13,14,15 will be the random number the result will be out of range
- Conclusion: manipulation should be made on the N random bits
- Area efficient and quick solution is needed!


# Possible solutions:


- Modulus calculator
  - Single accumulative subtractor: area efficient, slow
  - Combinatorial: fast, not-area efficient
- Modulus LUT
  - 1 clock cycle, requires large memory


 Observation: The real original random number is not important, only its distribution


Chosen solution: pseudo modulus operation


```
x
gen_pseudo_modulus: o_data
z x%z
in_valid_pls
```




















#### Innovations – Pseudo-modulus

- Pseudo modulus:
  - Preserves original distribution
  - Combinatorial (fast)
  - Area efficient

#### **Steps**

- Architectural and logic design
- SystemVerilog implementation
- SystemVerilog functional simulations
- Synthesis and floorplan
- Performance analysis

#### **Steps**


- Architectural and logic design
- SystemVerilog implementation
- SystemVerilog functional simulations
- Synthesis and floorplan
- Performance analysis

#### **Functional Simulations**

- Generic component simulations
- Unit level simulations
- Top level simulations


# Functional Simulations – Top Level Simulation (1)

Constant V\_vec, d =  $-\sum_{k=0}^{6} V_vec[k]$  (real\_W = {-1, -1, -1, -1, -1, -1, -1} · 32)




# Functional Simulations – Top Level Simulation (2)

Constant V\_vec,  $d = \sum_{k=0}^{6} V_vec[k]$  (real\_W = {1, 1, 1, 1, 1, 1, 1} · 32)




# Functional Simulations – Top Level Simulation (3)

Random V\_vec,  $d=V_vec[6]$  ( real\_W = {0, 0, 0, 0, 0, 0, 1} · 32 )



# Functional Simulations – Top Level Simulation (4)

Constant V\_vec,  $d = \sum_{k=0}^{3} V_vec[k]$  (real\_W = {1, 1, 1, 1, 0, 0, 0} · 32)




#### **Steps**

- Architectural and logic design
- SystemVerilog implementation
- SystemVerilog functional simulations
- Synthesis and floorplan
- Performance analysis

# Synthesis and Floorplan

- Tower 180um technology
- Clock Frequency: 125MHz
- Synthesis tool: Synopsys Design Vision
- Floorplan tool: Cadence Innovus

# Floorplan



# Synthesis Timing Report

- Worst slack = 0
  - Timing requirements met
- Critical path:

#### **Steps**

- Architectural and logic design
- SystemVerilog implementation
- SystemVerilog functional simulations
- Synthesis and floorplan
- Performance analysis

#### **Performance**

- GA\_SLECTION sorter extraction phase is the bottleneck
- GA\_FITNESS and GA\_SELECTION sorter are the longest units
  - Depending on parameters one will be longer then the other
- Deterministic latency/throughput can not be set
  - Average case was calculated

#### Summary

Genetic algorithm approach is becoming popular.

 GA accelerator hardware was designed to provide full solution for the prediction of filters fixed-point weights with simple data interface and high flexibility to software.

Area and timing trade-offs were taken into account.

# Next steps

Full verification

- Performance improvement
  - GA\_FITNESS pipeline
  - Separate clocks for CPU IF and CORE
- Algorithm improvements
  - Long filter penalty

### Personal point of view

We have really enjoyed the project

 The project contained a lot of topics from different and diverse fields - hardware, software, optimization, adaptive algorithms, etc....

VLSI lab

# Acknowledgements



Mr. Shahar GinoProject Supervisor

Mr. Geol SamuelFaculty Supervisor



# Thank You!

Questions?

