ASMA Ver.	0. 7. 0 zvector-e7-0)1- Mi nMaxAvg	(Zvector	E7 VRR-	c instructions)	08 Jւ	ıl 2024 12: 26: 54	Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
	020202 0022						· ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	. ↓ ↓ ↓ ↓ ↓
				2 ** 3 *	* * * * * * * * * * * * * * * * * * * *	*****	• * * * * * * * * * * * * * * * * * *	* * * * *
				4 *	Zvector E7 instru	ction tests for VRR-c encoded	l:	
				5 * 6 *	E7FO VAVGL	- VECTOR AVERAGE LOGICAL		
				7 *	E7F2 VAVG	- VECTOR AVERAGE		
				8 * 9 *		- VECTOR MINIMUM LOGICAL - VECTOR MAXIMUM LOGICAL		
				10 *		- VECTOR MINIMUM		
				11 * 12 *	E7FF VMX	- VECTOR MAXIMUM		
				13 * 14 **	James Wekel	July 2024	******	: * * * * *
				14				
				16 **	*******	*********	:*****	:***
				17 *				
				18 * 19 *	basic instr	ction tests		
				20 **		******		
				21 * 22 *	This program tests	s proper functioning of the zand maximum instructions.	arch E7 VRR-c ve	ctor
				23 *	Exceptions are not			
				24 * 25 *	PLEASE NOTE that 1	the tests are very SIMPLE TEST	'S designed to ca	itch
				26 *	obvious coding er	ors. None of the tests are t	thorough. They a	re
				27 * 28 *	NUT designed to to	est all aspects of any of the	instructions.	
				29 **	*******	**********	**********	****
				30 * 31 *	*Testcase zvector	- e7-01-MinMaxAvg: VECTOR E7 V	RR-c instruction	ıs
				32 * 33 *	*			
				34 *	* Zvector E/ 11	struction tests for VRR-c end	coded:	
				35 * 36 *		VECTOR AVERAGE LOGICAL VECTOR AVERAGE		
				37 *	* E7FC VMVL -	VECTOR MINIMUM LOGICAL		
				38 * 39 *		VECTOR MAXIMUM LOGICAL VECTOR MINIMUM		
				40 *	* E7FF VMX -	VECTOR MAXIMUM		
				41 * 42 *	* * #			
				43 *	* # This tests	only the basic function of t	the instruction.	
				44 * 45 *	* # Exceptions * #	are NOT tested.		
				46 *	*			
				47 * 48 *	mainsize 2 numcpu 1			
				49 *	syscl ear			
				50 * 51 *	archl vl z/Arc	ch control of the con		
				52 *	loadcore "\$(to	estpath)/zvector-e7-01-Mi nMax/	vg. core" 0x0	
				53 * 54 *	di ag8cmd enabl	e # (needed for messages t	to Hercules conso	ole)
				55 *	runtest 2			
				56 *	di ag8cmd di sal	ole # (reset back to default	<i>.</i>)	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				57 * 58 *	* Done ***********		
				59 * 60 *	***********	***********	****

ASMA Ver.	0.7.0 zvector-e7-0	1 - Mi nMaxAv	g (Zvector	E7 VRR-	c instru	ıcti on	ns)	08 Jul 2024 12: 26: 54 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				118 *	I	Low co	ore PSWs	*********
00000000		00000000 00000000	0000244F		E7TST S	START		Low core addressability
		00000140	00000000		OLDPSW I	E QU	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW
0000000 00001A0	00000001 80000000	00000000	000001A0	125 126	Ι	DC	ZVE7TST+X' 1A0' X' 000000018000000	z/Archi tecure RESTART PSW
000001A8	00000000 00000200			127	1	DC	AD(BEGIN)	
000001B0 000001D0 000001D8	00020001 80000000 0000000 0000DEAD	000001B0	000001D0	129 130 131	Ι	DC	ZVE7TST+X' 1D0' X' 000200018000000 AD(X' DEAD')	z/Archi tecure PROGRAM CHECK PSW 00'
000001E0		000001E0	00000200	133	(ORG	ZVE7TST+X' 200'	Start of actual test program
				101	·********	* * * * * * * * * * * *	**************************************	**************************************
				138 * 139 * 140 *	Archi te Regi ste		e Mode: z/Arch age:	
				141 * 142 * 143 *	R0 R1-4		vork) vork)	
				144 * 145 * 146 *	R5 R6- R7 R8	Ťe (v		ble - current test base
				147 * 148 * 149 *	R9 R10 R11	Se Th	econd base register nird base register TTEST call return	er
				150 * 151 * 152 *	R12 R13 R14	E7 (v	TESTS register work) ubroutine call	
				153 * 154 * 155 **	R15		econdary Subrouti	ne call or work
00000200 00000200		00000200 00001200		157 158	Į Į	USING	BEGI N+4096, R9	FIRST Base Register SECOND Base Register
00000200		00002200		159	τ	USING	BEGIN+8192, R10	THIRD Base Register
	0580 0680			161 BE 162		BALR BCTR		Initalize FIRST base register Initalize FIRST base register
	0680			163		BCTR		Initalize FIRST base register
	4190 8800 4190 9800		00000800 00000800	165 166 167			R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register

LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				209 ******	*****	******	**********
				210 *		Do tests in the l	E7TESTS table
				211 ******	*****	******	**********
				212			
000002D0	58C0 8298		00000498	213	L	R12, = $A(E7TESTS)$	get table of test addresses
		00000074	0000001	214	TOT		
00000000	5050 0000	000002D4	00000001	215 NEXTE6	EQU	* Pr 0(0 P10)	
000002D4			0000000	216	L	R5, 0(0, R12)	get test address
000002D8	1255 4780 811E		0000031E	217 218	LTR BZ	R5, R5 ENDTEST	have a test?
000002DA	4760 611E		UUUUUSIE	219	DŁ	ENDIESI	done?
000002DE		0000000		220	IISTNC	E7TEST, R5	
000002DL		0000000		221	UDING	L'ILSI, KS	
000002DE	4800 5004		0000004	222	LH	RO, TNUM	save current test number
000002E2			00001004	223	ST	RO, TESTING	for easy reference
				224		,	J
000002E6	E710 8E94 0006		00001094	225	VL	V1, V1FUDGE	
000002EC			00000000	226	L	R11, TSUB	get address of test routine
000002F0	05BB			227	BALR	R11, R11	do test
000000				228			
000002F2	E310 501C 0014	0000000	0000001C	229	LGF	R1, READDR	get address of expected result
000002F8	D50F 5028 1000	00000028	00000000	230	CLC	V10UTPUT, O(R1)	valid?
000002FE	4770 810A		0000030A	231	BNE	FAILMSG	no, issue failed message
00000302	41C0 C004		0000004	232 233	T A	D19 4(0 D19)	next test address
00000302	47F0 80D4		0000004 000002D4	233 234	LA B	R12, 4(0, R12) NEXTE6	next test address
00000000	7/10 OUD4		υυυυωμ4	₩J4	ע	MEATEU	

LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				262 **	*****	*******	***********
				264 *	RPTEI		Report instruction test in error
				265 **	*****	K***************	**************************************
				200			
000032C	50F0 8190		00000390	267 RP	TERROR ST	R15, RPTSAVE	Save return address
000330	5050 8194		00000394	268	ST	R5, RPTSVR5	Save R5
				269 *		•	
0000334	4820 5004		00000004	270	LH	R2, TNUM	get test number and convert
000338	4E20 8E73		00001073	271	CVD	R2, DECNUM	
00033C	D211 8E5D 8E47	0000105D	00001047	272	MVC	PRT3, EDIT	
000342	DE11 8E5D 8E73	0000105D	00001073	273	ED	PRT3, DECNUM	
000348	D202 8E18 8E6A	00001018	0000106A	274	MVC	PRTNUM(3) , PRT3 +13	fill in message with test #
				275			
00034E	D207 8E33 5008	00001033	00000008	276	MVC	PRTNAME, OPNAME	fill in message with instruction
				277 *			
000354	E320 5007 0076		0000007	278	LB	R2, m4	get m4 and convert
00035A	4E20 8E73		00001073	279	CVD	R2, DECNUM	
00035E	D211 8E5D 8E47	0000105D	00001047	280	MVC	PRT3, EDIT	
0000364	DE11 8E5D 8E73	0000105D	00001073	281	ED	PRT3, DECNUM	
00036A	D201 8E44 8E6B	00001044	0000106B	282	MVC	PRTM4(2), PRT3+14	fill in message with m4 field
				004 *			
				284 * 285 *	IIaa I	Jameulas Diagnass fo	on Magaga to congola
				286 *	use i	nercures bragnose re	or Message to console
000370	9002 8198		00000398	287	STM	RO, R2, RPTDWSAV	save ross used by MCC
000370	4100 003F		00000338 0000003F	288	LA LA	RO, PRTLNG	save regs used by MSG message length
000374	4110 8E08		00000031	289	LA	R1, PRTLINE	message rength messagfe address
000378 00037C	4520 81A8		00001003 000003A8	290	BAL	R2, MSG	call Hercules console MSG display
000370	9802 8198		000003A8	291	LM	RO, R2, RPTDWSAV	restore regs
333300	000% 0100		3000000	~01	11141	10, 100, 101 1010111	1000010 1000
000384	5850 8194		00000394	293	L	R5, RPTSVR5	Restore R5
000388	58F0 8190		00000390	294	L	R15, RPTSAVE	Restore return address
00038C	07FF			295	BR	R15	Return to caller
000390	0000000			297 RP		F' 0'	R15 save area
	0000000			298 RP	TSVR5 DC	F' 0'	R5 save area
000394							
0000394	0000000 00000000			000 PP	TDWSAV DC	2D' 0'	RO-R2 save area for MSG call

ASMA Ver.	0. 7. 0 zvector-e7-0	1 - Mi nMaxAv	g (Zvector	E7 VRR-c inst	tructio	ns)	08 Jul 2024 12: 26: 54 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				302 ************************************	Issue	HERCULES MESSAGE poi R2 = return address	**************************************
	4900 82A0 07D2		000004A0	307 MSG 308	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
000003AE	9002 81E4		000003E4	310	STM	RO, R2, MSGSAVE	Save registers
	4900 82A2 47D0 81BE 4100 005F		000004A2 000003BE 0000005F	312 313 314	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
	1820 0620 4420 81F0		000003F0	316 MSGOK 317 318	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
	4120 200A 4110 81F6		0000000A 000003F6	320 321	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
	83120008 4780 81DE		000003DE	323 324	DC BZ	X' 83' , X' 12' , X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
	1222 4780 81DE		000003DE	325 326 327	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
000003DC	0000			328 329	DC	Н' О'	CRASH for debugging purposes
	9802 81E4 07F2		000003E4	331 MSGRET 332	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
	00000000 00000000 D200 81FF 1000	000003FF	00000000	334 MSGSAVE 335 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
	D4E2C7D5 D6C8405C 40404040 40404040			337 MSGCMD 338 MSGMSG 339	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0. 7. 0 zvector-e7-0	1- Mi nMaxAvg	g (Zvector	E7 VI	RR-c inst	ructi oı	ıs)	08	Jul 2024 12: 26	: 54	Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STM								

00000460	00020001 80000000			345	E0JPSW	DC	OD' O' , X' 0002000)180000000', AD(0)				
00000470	B2B2 8260		00000460	347	ЕОЈ	LPSWE	E0JPSW	Normal compl	etion			
00000478	00020001 80000000			349	FAILPSW	DC	OD' O' , X' 0002000	D180000000' , AD(X' BA	AD')			
00000488	B2B2 8278		00000478	351	FAILTEST	LPSWE	FAILPSW	Abnormal ter	rmi nati on			
				353 354 355		****** Worki I *****	**************************************	*********	*******	****	*****	
0000048C	0000000			357	CTLRO	DS	F	CRO				
	00000000			358		DS	F					
00000494 00000494 00000498 0000049C	00000040 000023C0 00000001			360 361 362 363		LTORG	=F' 64' =A(E7TESTS) =F' 1'	Literals pool				
000004A0 000004A2	0000 005F			364 365 366			=H'0' =AL2(L'MSGMSG)					
				367 368			constants					
		00000400 00001000 00010000 00100000	00000001 00000001 00000001	371 372	PAGE K64	EQU EQU EQU	1024 (4*K) (64*K) (K*K)	One KB Size of one page 64 KB 1 MB	9			
		AABBCCDD 000000DD	00000001 00000001		REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register (last byte above)	pattern			

ASMA Ver.	0. 7. 0 zvector-e7	- 01 - Mi nMaxAvg	(Zvector	E7 VRR-c i	nstructio	ons)	08 Jul 2024 12: 26: 54 Page	13
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				419 *	E7TES	T DSECT	**************	
00000000 00000004 00000006 00000007 000000010 00000014 00000018 0000001C 00000020 00000028 00000038	00000000 00 00 40404040 00000000 00000000			422 E7TES 423 TSUB 424 TNUM 425 426 M4 427 428 OPNAM 429 V2ADD 430 V3ADD 431 RELEN 432 READD 433 434 V10UT 435 436 437 *	DC DC DC DC R DC R DC R DC R DC R DC R	A(0) H'00' X'00' HL1'00' CL8' ' A(0) A(0) A(0) A(0) FD XL16 FD	pointer to test Test Number m4 used E6 name address of v2 source address of v3 source RESULT LENGTH result (expected) address gap V1 Output gap be here (from VRR-c macro)	
				437 ** 438 * 439 * 440 *		wed by EXPECTED RES		
000010B4		0000000	0000244F	442 ZVE7T 443	ST CSECT DS	, OF		
				446 *	Macros t	o help build	**************************************	
				451 * 452	MACRO		ual test	
				453 454 . * 455 . * 456		C &INST, &M4	&INST - VRR-c instruction under test &m4 - m3 field	
				457 458 &TNUM 459 460		&TNUM &TNUM+1 OFD		
				460 461 462 463 T&TNU	USING	A (X&TNUM) H' &TNUM	base for test data and test routine address of test routine test number	
				465 466 467 468	DC DC DC DC	X' 00' HL1' &M4' CL8' &INST' A(RE&TNUM+16	m4 instruction name	

ASMA Ver.	0. 7. 0 zvector- e7-0	01- Mi nMaxAv	g (Zvector	E7 VRR-c inst	ructio	ns)	08 Jul 20	24 12: 26: 54	Page	15
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
				~			********	******	****	
				518 * 519 ******	E6 VK .	R -c tests ********	*******	******	****	
				520 521	PRI NT	DATA				
				522 *		VAVGL - VECTOR AV				
				523 * 524 *		VAVG - VECTOR AV VMNL - VECTOR MI				
				525 * 526 *		VMXL - VECTOR MA	XIMUM LOGICAL			
				527 *	E7FF					
				528 529 *	VRR- c	instruction, m4				
				530 *		followed by	ed megult (VI)			
				531 * 532 *		16 byte expect 16 byte V2 sou	rce			
				533 * 534 *		16 byte V3 sou	rce			
					- VE	CTOR MAXIMUM				
				537 * Byte						
000010B8				538 539+	VRR_C DS	VMX, 0 OFD				
000010B8 000010B8	000010F8	000010B8		540+ 541+T1	USING	*, R5	base for test data an address of test routi		ne	
000010BC	0001			542 +	DC DC	A(X1) H' 1'	test number	пе		
000010BE 000010BF	00 00			543+ 544+	DC DC	X' 00' HL1' 0'	m4			
000010C0	E5D4E740 40404040 00001130			545+ 546+	DC	CL8' VMX'	instruction name			
000010CC	00001140			547 +	DC DC	A(RE1+16) A(RE1+32)	address of v2 source address of v3 source			
000010D0 000010D4	00000010 00001120			548+ 549+REA1	DC DC	A(16) A(RE1)	result length result address			
000010D8	0000000 00000000			550 +	DS	FD	gap V1 output			
000010E0 000010E8	0000000 0000000 0000000 0000000			551+V101	DS	XL16	vi output			
000010F0	00000000 00000000			552+ 553+*	DS	FD	gap			
000010F8	E210 5010 0014		0000010	554+X1	DS	OF	lood v9			
000010F8 000010FE	E310 5010 0014 E761 0000 0806		$0000010 \\ 0000000$	555+ 556+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decod	er		
00001104 0000110A	E310 5014 0014 E771 0000 0806		00000014 00000000	557+ 558+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decod	er		
00001110	E766 7000 0EFF			559 +	VMX	V22, V22, V23, 0	test instruction (de		ce)	
00001116 0000111C	E760 5028 080E 07FB		000010E0	560+ 561+	VST BR	V22, V101 R11	save v1 output return			
00001120 00001120				562+RE1 563+	DC DROP	0F R5	xl16 expected result			
00001120	02030405 09010181			564	DC		0181070FFFFE00000020'	expected r	esul t	
00001128 00001130	070FFFFE 00000020 01020304 09800181			565	DC	XL16' 010203040980	0181070FFFFD0000001F'	v2		
00001138 00001140	070FFFFD 0000001F 02030405 0001FF80			566	DC	XL16' 020304050001	FF80010AFEFE00000020'	v3		
	010AFEFE 00000020				= •					
				567 568 * Halfwo	rd					

ASWA Ver.	0. 7. 0 ZV	ector-e7-0.	1 - MI IIMAXAV	g (Zvector	E/ VKK-C HISU	ruction	us)	08 Jul 202	4 12: 20: 54	rage	10
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI						
					569	VRR C	VMX, 1				
00001150					570 +	DS _	OFD				
00001150			00001150		571+	USING		base for test data and		ıe	
00001150	00001190				572+T2	DC DC	A(X2)	address of test routin	e		
00001154 00001156	0002 00				573+ 574+	DC DC	H' 2' X' 00'	test number			
00001150	01				575+	DC	HL1' 1'	m4			
00001158	E5D4E740	40404040			576 +	DC	CL8' VMX'	instruction name			
00001160	000011C8				577+	DC	A(RE2+16)	address of v2 source			
00001164	000011D8				578+	DC	A(RE2+32)	address of v3 source			
00001168 0000116C	00000010 000011B8				579+ 580+REA2	DC DC	A(16) A(RE2)	result length result address			
00001170	00000000	00000000			581+	DS	FD				
00001178	00000000				582+V102	DS	XL16	gap V1 output			
00001180	0000000				700	D.C.	TIN				
00001188	0000000	00000000			583+ 584+*	DS	FD	gap			
00001190					585+X2	DS	0F				
00001190	E310 5010			0000010	586 +	LGF	R1, V2ADDR	load v2 source			
00001196	E761 0000			00000000	587+	VL	v22, 0(R1)	use v22 to test decode	r		
0000119C 000011A2	E310 5014 E771 0000			00000014 00000000	588+ 589+	LGF VL	R1, V3ADDR	load v3 source use v23 to test decode	n		
000011A2 000011A8	E771 0000 E766 7000			0000000	590+	VMX	v23, 0(R1) V22, V22, V23, 1	test instruction (des		re)	
000011AE	E760 5028			00001178	591+	VST	V22, V102	save v1 output	C 15 a 55a16		
000011B4	07FB				592+	BR	R11	return			
000011B8 000011B8					593+RE2 594+	DC DROP	OF R5	xl16 expected result			
000011B8	00020001	FFFE0001			594+ 595	DKOP DC		00017FFF800112340020'	expected re	sul t	
000011C0	7FFF8001					20		00011111000112010020	onpoocou re		
000011C8	0001FFFF				596	DC	XL16' 0001FFFFFFD	80007FFF80000123001F'	$\mathbf{v2}$		
000011D0 000011D8	7FFF8000 00020001				597	DC	VI 16' 00090001FFFF	000100AA800112340020'	v3		
000011D8 000011E0	00020001 00AA8001				331	DC	ALIO UUULUUUITTE	000100AA800112340020	VJ		
00001120	001212000				598						
					599 * Word	TIDD C	171 5 7 O				
000011E8					600 601+	VRR_C DS	VMX, 2 OFD				
000011E8			000011E8		602+	USING		base for test data and	test routin	ıe	
000011E8	00001228				603+T3	DC	A(X3)	address of test routin			
000011EC	0003				604+	DC	H' 3'	test number			
000011EE 000011EF	00 02				605+ 606+	DC DC	X' 00' HL1' 2'	m4			
000011EF 000011F0	E5D4E740	40404040			607+	DC DC	CL8' VMX'	instruction name			
000011F8	00001260				608+	DC	A(RE3+16)	address of v2 source			
000011FC	00001270				609+	DC	A(RE3+32)	address of v3 source			
00001200 00001204	00000010				610+ 611+REA3	DC DC	A(16)	result length			
00001204	00001250 00000000	00000000			612+	DS DS	A(RE3) FD	result address			
00001200	0000000				613+V103	DS	XL16	gap V1 output			
00001218	00000000				0.1.4	D .C					
00001220	0000000	00000000			614+	DS	FD	gap			
00001228					615+* 616+X3	DS	0F				
00001228	E310 5010	0014		00000010	617+	LGF	R1, V2ADDR	load v2 source			
0000122E	E761 0000	0806		00000000	618+	VL	v22, 0(R1)	use v22 to test decode	r		
00001234	E310 5014	0014		0000014	619+	LGF	R1, V3ADDR	load v3 source			

test instruction (dest is a source)

save v1 output

return

717+

718+

719 +

000013D8

00001408

0000140E

00001414

E766 7000 1EFD

E760 5028 080E

07FB

V22, V22, V23, 1

V22, V106

R11

VMXL

VST

BR

DC

A(16)

result length

768 +

000014F8

DC

818

000015E0

000015E8

01020304 0080FF80

010AFEFD 0000001F

XL16' 010203040080FF80010AFEFD0000001F'

expected result

Dec Dec	ASMA Ver.	0. 7. 0 zvector- e7- 0	1 - Mi nMaxAvg	(Zvector	E7 VRR-c inst	ructi o	ns)	08 Jul 202	4 12: 26: 54	Page	21
00001630 00001678 000001678 000001678 000001678 000001678 000001678 00000000000000000000000000000000000	LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00001610					819	DC	XL16' 0102030409800	0181070FFFFD0000001F'	v2		
Section Sect					820	DC	XL16' 020304050001H	FF80010AFEFE00000020'	v3		
Second S	0000200					nd					
00001610 00001610 00001610 00001610 00001610 00001610 00001610 00001610 00001610 00001610 00001610 000001610 000001610 000001610 000001610 000001610 000001610 000001610 000001610 000001610 000001610 000001610 00001610 000001610 000001610 000001610 000001610 000001610 000001610 00000000 00000000 00000000 000000							VMN, 1				
00001610 00001650 828-t DC A(X10) address of test routine 00001616 00001616 00001616 00001616 00001616 00001616 00001616 00001616 00001616 00001620 00001620 00001620 00001620 00001620 00001620 00001620 00001620 00001620 00001620 00001620 00001620 00001620 0000000 0000000 0000000 000000			00001010					has for took data and	4 4 4 ·		
00001614 0004		00001650	00001610							1 e	
00001617 01	00001614	000A			827+	DC	H' 10'		_		
00001618 E5P4J540 4040404 830								m4			
00001624 00001698	00001618	E5D4D540 40404040			830 +	DC	CL8' VMN'	instruction name			
00001628 00000010 00001678 834-FRA10 DC A(16) result length 00001678 00001678 835+ DC A(16) result address 00001680 00000000 00000000 835+ DC A(16) result address 00001680 00000000 00000000 00000000 000000											
0000162C 00001678 00000000 00000000 835+ DS FD gap V1 output 00001630 00000000 00000000 00000000 000000											
00001638 0000000 00000000 00000000 000000	0000162C	00001678				DC	A(RE10)	result address			
00001640 00000000 00000000								gap V1 outnut			
S38+* S39+X10 S	00001640	0000000 00000000						VI oucpue			
00001650 00001650 00000000 00000000 00000000 000000	00001648	00000000 00000000				DS	FD	gap			
00001656 E761 0000 0806 00000000 841+ VL V22, 0(R1) Use v22 to test decoder 00001656 E310 5014 0014 000000014 842+ UL V23, 0(R1) Use v23 to test decoder 00001668 E766 7000 EFF					839+X10						
0000165C E310 5014 0014 00000014 842+ LGF R1, V3ADDR Load v3 source 0000166E E776 0000 806 00000000 843+ VL v23, 0(R1) use v23 to test decoder 1											
00001662 E771 0000 0806 00000000 843+									r		
0000166E E760 5028 080E 00001638	00001662	E771 0000 0806			843+	VL	v23, 0(R1)	use v23 to test decode			
0001678				0000163 8					t is a sour	ce)	
O0001678 O001FFFF FFFD8000 O001680 O0000000 O00000000				00001036	846 +	BR	R11				
0001678								xl16 expected result			
0001680 00AA8000 0123001F 00001690 7FFF8000 0123001F 00001690 7FFF8000 0123001F 00001690 00A8001 12340020 851		0001FFFF FFFD8000						800000AA80000123001F'	expected re	esul t	
00001690 7FFF8000 0123001F 00001680 00020001 FFFE0001 851 DC XL16'00020001FFFE000100AA800112340020' v3 000016A0 000A8001 12340020 852 853 * Word 854 VRR_C VMN, 2 000016A8 000016A8 000016A8 000016A8 000016AC 000B 857+T11 DC A(X11) address of test routine 000016AC 000B 859+ DC X'00' 000016AF 02 000016BD 000016BD 000016BD 000016BC 00001730 862+ DC A(RE11+16) address of v2 source 000016BC 00001730 863+ DC A(RE11+6) address of v3 source 000016C0 00000100 864+ DC A(RE11) result address 0000170 000016C1 00001710 865+REA11 DC A(RE11) result address 0000170 000016C1 00001000 0000000 00000000 866+ DS FD gap 000016D0 00000000 00000000 866+ DS FD gap 000016D0 00000000 00000000 866+ DS FD gap 000016D0 00000000 00000000 00000000 00000000 866+ DS XL16	00001680	00AA8000 0123001F							•	J. J	
000016A0 00A8001 12340020					850	DC	XL16' 0001FFFFFFD8	30007FFF80000123001F'	v2		
S52 S53 * Word S54 VRR_C VMN, 2 O00016A8 O0001720 O00016A8 O0001720 O00016A8 O0001720 O00016A8 O0001720 O00016A8 O0001720 O00016A9 O0000000 O00000000	00001698	00020001 FFFE0001			851	DC	XL16' 00020001FFFE0	000100AA800112340020'	v 3		
S53 * Word S54	000016A0	00AA8001 12340020			959						
S54 VRR_C VM, 2											
000016A8 000016A8 856+ USING *, R5 base for test data and test routine 000016A8 000016E8 857+T11 DC A(X11) address of test routine 000016AC 000B 858+ DC H' 11' test number 000016AF 02 860+ DC HL1' 2' m4 000016B0 E5D4D540 40404040 861+ DC CL8' VM' instruction name 000016B8 00001730 862+ DC A(RE11+16) address of v2 source 000016C0 0000010 864+ DC A(RE11+32) address of v3 source 000016C4 00001710 865+REA11 DC A(RE11) result length 000016C8 00000000 00000000 866+ DS FD gap 000016D0 00000000 867+V1011 DS XL16 V1 output	00001010				854						
000016A8 000016AC 000B 858+ DC H' 11' test number 000016AE 00 859+ DC X' 00' m4 000016AF 02 860+ DC HL1' 2' m4 000016B0 E5D4D540 40404040 861+ DC CL8' VM' i nstruction name 000016B0 00001720 862+ DC A(RE11+16) address of v2 source 000016C0 00001730 863+ DC A(RE11+32) address of v3 source 000016C0 00000010 864+ DC A(RE11) result length 000016C4 00001710 865+REA11 DC A(RE11) result address 000016C8 00000000 00000000 866+ DS FD gap 000016D0 00000000 867+V1011 DS XL16 V1 output			00001648					base for test data and	test routi	ne	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	000016A8		000010110		857+T11	DC	A(X11)	address of test routing			
000016AF 02 860+ DC HL1'2' m4 000016B0 E5D4D540 40404040 861+ DC CL8'VMN' instruction name 000016B8 00001720 862+ DC A(RE11+16) address of v2 source 000016BC 00001730 863+ DC A(RE11+32) address of v3 source 000016C0 00000010 864+ DC A(16) result length 000016C4 00001710 865+REA11 DC A(RE11) result address 000016C8 00000000 00000000 866+ DS FD gap 000016D0 00000000 867+V1011 DS XL16 V1 output								test number			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$					860+		HL1' 2'	m4			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	000016B0					DC	CL8' VMN'				
000016C0 00000010 864+ DC A(16) result length 000016C4 00001710 865+REA11 DC A(RE11) result address 000016C8 00000000 00000000 866+ DS FD gap 000016D0 00000000 867+V1011 DS XL16 V1 output											
000016C8 00000000 00000000 866+ DS FD gap 000016D0 00000000 867+V1011 DS XL16 V1 output	000016C0	00000010			864+	DC	A(16)	result length			
000016D0 00000000 000000000 867+V1011 DS XL16 V1 output											
	000016D0	0000000 00000000					XL16	V1 output			

00001738

000017D0

FFFFFFF 0000000A

12345678 00000020

0000000 00000020

L_OC **OBJECT CODE** ADDR1 ADDR2 **STM** 0000000 00000000 868+ DS FD 000016E0 gap 869+* 000016E8 870+X11 DS 0F 000016E8 E310 5010 0014 0000010 871+ **LGF** R1, V2ADDR load v2 source 000016EE E761 0000 0806 0000000 872+ v22, 0(R1)use v22 to test decoder VL R1, V3ADDR 000016F4 E310 5014 0014 0000014 873+ LGF load v3 source

000016FA E771 0000 0806 0000000 874+ **VL** v23, 0(R1)use v23 to test decoder 00001700 E766 7000 2EFE 875+ **VMN** V22, V22, V23, 2 E760 5028 080E 000016D0 876+ **VST** V22, V1011 00001706 save v1 output 0000170C **07FB** 877+ BR **R11** return

878+RE11 00001710 DC 0F xl16 expected result DROP **R5** 00001710 879 +FFFFFFE 0000000A 880 DC XL16' FFFFFFE0000000A012345670000001F' 00001710

883

01234567 0000001F 00001718 FFFFFFF 7FFFFFF 881 DC 00001720 XL16' FFFFFFFFFFFFFFFF012345670000001F' 01234567 0000001F 00001728

882 DC XL16' FFFFFFE0000000A1234567800000020'

884 * Doubl eword 885 VRR_C VMN, 3 **OFD** 00001740 886+ DS USING *, R5 00001740 00001740 887 +base for test data and test routine A(X12)00001740 00001780 888+T12 DC address of test routine DC H' 12' 889+ test number 00001744 000C 00001746 890+ DC X' 00' 00 HL1'3' 03 891+ DC **m4**

00001747 00001748 E5D4D540 40404040 892+ DC CL8' VMN' instruction name DC A(RE12+16) 00001750 000017B8 893 +address of v2 source A(RE12+32) address of v3 source 00001754 000017C8 894+ DC DC 0000010 A(16) result length 00001758 895+ 0000175C 000017A8 896+REA12 DC A(RE12) result address

00001760 0000000 00000000 897+ DS FD gap V1 output 0000000 00000000 898+V1012 **XL16** 00001768 DS 00001770 0000000 00000000 899+ DS FD 00001778 0000000 00000000 gap

900+* 00001780 901+X12 DS 0F E310 5010 0014 LGF R1, V2ADDR 00001780 00000010 902+ load v2 source 00001786 E761 0000 0806 903+ **VL** v22, 0(R1)use v22 to test decoder 0000000

R1, V3ADDR 0000178C E310 5014 0014 904+ LGF load v3 source 00000014 00001792 E771 0000 0806 0000000 905+ VL v23, 0(R1)use v23 to test decoder

00001798 E766 7000 3EFE 906+ **VMN** V22, V22, V23, 3 test instruction (dest is a source) E760 5028 080E 00001768 V22, V1012 0000179E 907+ **VST** save v1 output R11 000017A4 07FB 908+ BR

return 909+RE12 000017A8 DC 0F xl16 expected result 000017A8 910 +DROP **R5**

FFFFFFF FFFFFFD XL16' FFFFFFFFFFFFFFFD00000000000001F' 000017A8 911 DC expected result 000017B0 0000000 0000001F

FFFFFFF FFFFFFF 912 DC 000017B8 XL16' FFFFFFFFFFFFFFFF00000000000001F' v200000000 0000001F 000017C0 000017C8 FFFFFFF FFFFFFD 913 DC $\mathbf{v3}$

> 914 915

- VECTOR MINIMUM LOGICAL 916 * VMVL

ASMA Ver.	0. 7. 0 zvector- e7-0	01 - Mi nMaxAv	g (Zvector	E7 VRR-c inst	ructi o	ns)	08 Jul 2024 12: 26: 54 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				917 *			
				918 * Byte			
				919	VRR_C	VMNL, O	
000017D8				920+	DS	OFD	
000017D8		000017D8		921+	USING		base for test data and test routine
00017D8	00001818			922+T13	DC	A(X13)	address of test routine
00017DC	000D			923+	DC	H' 13'	test number
00017DE	00			924+	DC	X' 00'	
00017DF	00 EEDADED2 40404040			925+	DC	HL1'0' CL8'VMNL'	m4
00017E0 00017E8	E5D4D5D3 40404040 00001850			926+ 927+	DC DC	A(RE13+16)	instruction name address of v2 source
00017E8	00001850			928+	DC	A(RE13+10) A(RE13+32)	address of v2 source
00017E0	00000010			929+	DC	A(16)	result length
00017F4	00001840			930+REA13	DC	A(RE13)	result address
00017F8	0000000 00000000			931+	DS	FD	
0001800	0000000 00000000			932+V1013	DS	XL16	gap V1 output
00001808	0000000 00000000						•
0001810	00000000 00000000			933+	DS	FD	gap
				934+*			
00001818	F010 7010 0011		00000010	935+X13	DS	OF	
0001818	E310 5010 0014		00000010	936+	LGF	R1, V2ADDR	load v2 source
000181E	E761 0000 0806		00000000	937+	VL LCE	v22, 0(R1) R1, V3ADDR	use v22 to test decoder
0001824 000182A	E310 5014 0014 E771 0000 0806		00000014 00000000	938+ 939+	LGF VL	v23, O(R1)	load v3 source use v23 to test decoder
000182A	E771 0000 0800 E766 7000 0EFC		0000000	939+ 940+		V23, U(R1) V22, V22, V23, 0	test instruction (dest is a source)
0001836	E760 7000 OEFC E760 5028 080E		00001800	941+	VIXIL	V22, V1013	save v1 output
000183C	07FB		00001000	942+	BR	R11	return
0001840	0.12			943+RE13	DC	0F	xl16 expected result
00001840				944+	DROP	R5	r
0001840	01020304 00010180			945	DC	XL16' 010203040001	0180010AFEFD0000001F' expected result
0001848	010AFEFD 0000001F						
	01020304 09800181			946	DC	XL16' 010203040980	0181070FFFFD0000001F' v2
0001858	070FFFFD 0000001F			0.47	D .C	TT 401 00000 40 70004	EE000404 EEEE000000000
	02030405 0001FF80 010AFEFE 00000020			947	DC	XL16' 020304050001	FF80010AFEFE00000020' v3
0001000	010.11212 0000000			948	-		
				949 * Hal fwo:		V/RAIT 1	
0001970				950	DS DS	VML, 1	
0001870 0001870		00001870		951+ 952+	USI NG	OFD * R5	base for test data and test routine
0001870	000018B0	00001070		952+ 953+T14	DC DC	A(X14)	address of test routine
0001874	000E			954+	DC	H' 14'	test number
0001876	00			955+	DC	X' 00'	
0001877	01			956+	DC	HL1' 1'	m4
0001878	E5D4D5D3 40404040			957+	DC	CL8' VMNL'	instruction name
0001880	000018E8			958+	DC	A(RE14+16)	address of v2 source
0001884	000018F8			959+	DC	A(RE14+32)	address of v3 source
0001888	00000010			960+	DC	A(16)	result length
000188C	000018D8			961+REA14	DC	A(RE14)	result address
0001890	00000000 00000000 0000000 00000000			962+ 963+V1014	DS DS	FD XL16	gap V1 output
00018A0	0000000 0000000			303+V1014	טע	ALIU	V1 output
00018A0	0000000 0000000			964+	DS	FD	gap
,00010A0				965+*	D O	I D	2 ⁿ h
000018B0				966+X14	DS	0F	
00018B0	E310 5010 0014		0000010	967+	LGF	R1, V2ADDR	load v2 source
						,	

ASMA Ver. 0.7.0 zvector-e7-01-MinMaxAvg (Zvector E7 VRR-c instructions) L_OC **OBJECT CODE** ADDR1 ADDR2 **STM** 0000000 968+ v22, 0(R1)000018B6 E761 0000 0806 **VL** use v22 to test decoder **LGF** R1, V3ADDR 000018BC E310 5014 0014 00000014 969+ load v3 source 000018C2 E771 0000 0806 970+VL v23, 0(R1)use v23 to test decoder 00000000 V22, V22, V23, 1 E766 7000 1EFC 971+**VMNL** 000018C8 test instruction (dest is a source) 00001898 000018CE E760 5028 080E 972 +**VST** V22, V1014 save v1 output 000018D4 R11 07FB 973+ BR return 974+RE14 DC 0F 000018D8 xl16 expected result 000018D8 975+**DROP R5** 00010001 FFFD0001 976 XL16' 00010001FFFD000100AA80000123001F' 000018D8 DC 000018E0 00AA8000 0123001F 000018E8 **0001FFFF FFFD8000** 977 DC XL16' 0001FFFFFFD80007FFF80000123001F' 7FFF8000 0123001F 000018F0 000018F8 00020001 FFFE0001 978 DC XL16' 00020001FFFE000100AA800112340020' 00AA8001 12340020 00001900 979 980 * Word VRR C VMNL, 2 981 00001908 982 +DS **OFD** USING *, R5 00001908 00001908 983+ base for test data and test routine A(X15) 00001948 984+T15 00001908 DC address of test routine 0000190C 000F 985+ DC H' 15' test number DC X' 00' 0000190E 00 986+ 0000190F 02 987+ DC HL1'2' m4 CL8' VMNL' 00001910 E5D4D5D3 40404040 988+ DC instruction name DC A(RE15+16) 989 +address of v2 source 00001918 00001980 00001990 990+ DC A(RE15+32)address of v3 source 0000191C 00001920 00000010 991 +DC A(16) result length 00001924 00001970 992+REA15 DC A(RE15) result address gap V1 output 00001928 0000000 00000000 DS 993+FD 00001930 0000000 00000000 994+V1015 DS **XL16** 00001938 0000000 00000000 00001940 0000000 00000000 995+ DS FD gap 996+* 00001948 997+X15 DS $\mathbf{0F}$ R1, V2ADDR 00001948 E310 5010 0014 00000010 998+ **LGF** load v2 source v22, 0(R1)E761 0000 0806 00000000 999+ VL use v22 to test decoder 0000194E 00001954 E310 5014 0014 00000014 1000+ LGF R1, V3ADDR load v3 source 0000195A E771 0000 0806 0000000 1001+ **VL** v23, 0(R1)use v23 to test decoder V22, V22, V23, 2 00001960 E766 7000 2EFC 1002+ VMNL test instruction (dest is a source) 00001966 E760 5028 080E 00001930 1003 +**VST** V22, V1015 save v1 output 0000196C **07FB** 1004+ BR **R11** return 00001970 1005+RE15 DC 0F xl16 expected result 00001970 1006+ **DROP R5** 00001970 FFFFFFE 0000000A 1007 DC XL16' FFFFFFE0000000A012345670000001F' 01234567 0000001F 00001978 00001980 FFFFFFF 7FFFFFF 1008 DC XL16' FFFFFFFFFFFFFFFF012345670000001F' 00001988 01234567 0000001F 00001990 FFFFFFE 000000A 1009 DC XL16' FFFFFFE0000000A1234567800000020' $\mathbf{v3}$ 00001998 12345678 00000020 1010 1011 * Doubleword VRR_C VMNL, 3 1012 1013 +**OFD** 000019A0 DS 000019A0 000019A0 1014+ USING *, R5 base for test data and test routine 000019A0 000019E0 1015+T16 DC A(X16) address of test routine

DC

H' 16'

test number

1016 +

000019A4

LGF

VL

VAVG

R1, V3ADDR

v23, 0(R1)

V22, V22, V23, 0

load v3 source

use v23 to test decoder

test instruction (dest is a source)

00001A84

00001A8A

00001A90

E310 5014 0014

E771 0000 0806

E766 7000 0EF2

00000014

00000000

1065+

1066+

1067 +

ASMA	Ver.	0. 7. 0 zvector-e7-0	1 - Mi nMaxAv	g (Zvector	E7 VRR-c inst	ructi oı	ns)	08 Jul 202 4	1 12: 26: 54 Page	26
LO	C	OBJECT CODE	ADDR1	ADDR2	STMT					
0000		E760 5028 080E 07FB		00001A60	1068+ 1069+	VST BR	V22, V1017	save v1 output		
0000		U/FD			1009+ 1070+RE17	DC	R11 0F	return xl16 expected result		
0000					1071+	DROP	R5	-		
0000		FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1072	DC	ALIO FFFFFFFFFF	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	expected result	
0000		7C7C7C7C 7C7C7C7C			1073	DC	XL16' 7C7C7C7C7C7C7C7	7 C7C7C7C7C7C7C7C7C7C'	v2	
0000		7C7C7C7C 7C7C7C7C 82828282 82828282			1074	DC	XL16' 8282828282828	32828282828282828282	v 3	
0000	1AC8	82828282 82828282			1075					
					1076 * Hal fwo					
0000	1 A D O				1077 1078+	VRR_C DS	VAVG, 1 OFD			
0000	1ADO		00001AD0		1079+	USING	*, R 5	base for test data and		
0000		00001B10 0012			1080+T18 1081+	DC DC	A(X18) H' 18'	address of test routine test number	9	
0000	1AD6	00			1082+	DC	X' 00'			
0000		01 E5C1E5C7 40404040			1083+ 1084+	DC DC	HL1' 1' CL8' VAVG'	m4 instruction name		
0000	1AEO	00001B48			1085+	DC	A(RE18+16)	address of v2 source		
0000		00001B58 00000010			1086+ 1087+	DC DC	A(RE18+32) A(16)	address of v3 source result length		
0000	1AEC	00001B38			1088+REA18	DC	A(RE18)	result address		
0000 0000		0000000 00000000 0000000 00000000			1089+ 1090+V1018	DS DS	FD XL16	gap V1 output		
0000	1B00	00000000 00000000								
0000	1808	0000000 00000000			1091+ 1092+*	DS	FD	gap		
0000		E010 5010 0014		00000010	1093+X18	DS	OF	1 - 4 - 0		
0000 0000		E310 5010 0014 E761 0000 0806		00000010 00000000	1094+ 1095+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder	r	
0000		E310 5014 0014 E771 0000 0806		00000014	1096+	LGF VL	R1, V3ADDR	load v3 source use v23 to test decoder	•	
0000		E771 0000 0800 E766 7000 1EF2		0000000	1097+ 1098+		v23, 0(R1) V22, V22, V23, 1	test instruction (dest		
0000		E760 5028 080E 07FB		00001AF8	1099+ 1100+	VST BR	V22, V1018 R11	save v1 output return		
0000	1B38	UTTU			1101+RE18	DC	0F	xl16 expected result		
0000 0000		FF7FFF7F FF7FFF7F			1102+ 1103	DROP DC	R5 XI 16' FF7FFF7FFF7FI	FF7FFF7FFF7FFF7F '	expected result	
0000	1B40	FF7FFF7F FF7FFF7F							•	
0000		7C7C7C7C 7C7C7C7C 7C7C7C7C 7C7C7C7C			1104	DC	XL16' 7C7C7C7C7C7C7C7	7C7C7C7C7C7C7C7C7C7C'	v2	
0000	1B58	82828282 82828282			1105	DC	XL16' 8282828282828	32828282828282828282'	v 3	
0000	TROO	82828282 82828282			1106 1107 * Word					
					1108		VAVG, 2			
0000			00001B68		1109+ 1110+	DS USING	0FD * R5	base for test data and	test routine	
0000	1B68	00001BA8	00001000		1111+T19	DC	A(X19)	address of test routine		
0000 0000		0013 00			1112+ 1113+	DC DC	H' 19' X' 00'	test number		
0000	1B6F	02			1114+	DC	HL1' 2'	m4		
0000 0000		E5C1E5C7 40404040 00001BE0			1115+ 1116+	DC DC	CL8' VAVG' A(RE19+16)	instruction name address of v2 source		
0000							(The state of the state of		

ASMA Ver. 0.7.0 zvector-e7-01-MinMaxAvg (Zvector E7 VRR-c instructions) L_OC **OBJECT CODE** ADDR1 ADDR2 **STM** 00001B7C 00001BF0 1117+ DC A(RE19+32)address of v3 source DC 00001B80 0000010 1118+ A(16) result length 00001B84 00001BD0 1119+REA19 DC A(RE19) result address 00001B88 0000000 00000000 1120+ DS gap V1 output FD **XL16** 00001B90 0000000 00000000 1121+V1019 DS 00001B98 0000000 00000000 1122+ FD 00001BA0 0000000 00000000 DS gap 1123+* 1124+X19 00001BA8 DS 0F R1, V2ADDR 00001BA8 E310 5010 0014 00000010 1125+ **LGF** load v2 source E761 0000 0806 1126+ v22, 0(R1)00001BAE 00000000 VLuse v22 to test decoder R1, V3ADDR E310 5014 0014 1127 +LGF load v3 source 00001BB4 00000014 00001BBA E771 0000 0806 00000000 1128+ VL v23, 0(R1)use v23 to test decoder 1129+ V22, V22, V23, 2 test instruction (dest is a source) E766 7000 2EF2 **VAVG** 00001BC0 00001BC6 E760 5028 080E 00001B90 1130+ **VST** V22, V1019 save v1 output 00001BCC **07FB** 1131+ BR **R11** return 00001BD0 1132+RE19 DC 0F xl16 expected result 00001BD0 1133 +**DROP R5** 00001BD0 FF7F7F7F FF7F7F7F 1134 DC expected result FF7F7F7F FF7F7F7F 00001BD8 00001BE0 **7C7C7C7C 7C7C7C7C** 1135 DC XL16' 7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7 v27C7C7C7C 7C7C7C7C 00001BE8 00001BF0 82828282 82828282 1136 DC XL16' 82828282828282828282828282828282 $\mathbf{v3}$ 00001BF8 82828282 82828282 1137 1138 * Doubleword VRR_C VAVG, 3 1139 00001C00 1140+ DS **OFD** 00001C00 USING *, R5 base for test data and test routine 00001C00 1141+ 00001C40 1142+T20 A(X20) 00001C00 DC address of test routine DC 0014 1143+ H' 20' 00001C04 test number 00001C06 00 1144+ DC X' 00' HL1'3' 00001C07 03 1145+ DC **m4** CL8' VAVG' 00001C08 E5C1E5C7 40404040 1146+ DC instruction name A(RE20+16)00001C10 00001C78 1147+ DC address of v2 source 1148+ A(RE20+32)00001C14 00001C88 DC address of v3 source 00001C18 00000010 1149+ DC A(16) result length A(RE20) 00001C1C 00001C68 1150+REA20 DC result address 00001C20 0000000 00000000 DS 1151+ FD gap V1 output 1152+V1020 **XL16** 00001C28 0000000 00000000 DS 00001C30 0000000 00000000 DS FD 00001C38 0000000 00000000 1153+ gap 1154+* 1155+X20 DS $\mathbf{0F}$ 00001C40 E310 5010 0014 1156+ **LGF** R1, V2ADDR load v2 source 00001C40 00000010 v22, 0(R1)00001C46 E761 0000 0806 0000000 1157+ VL use v22 to test decoder 1158+ R1, V3ADDR 00001C4C E310 5014 0014 00000014 **LGF** load v3 source 00001C52 E771 0000 0806 1159+ v23, 0(R1)00000000 VL use v23 to test decoder 1160+ V22, V22, V23, 3 00001C58 E766 7000 3EF2 **VAVG** test instruction (dest is a source) 00001C28 **VST** V22, V1020 00001C5E E760 5028 080E 1161+ save v1 output R11 00001C64 07FB 1162+ BR return 1163+RE20 00001C68 DC 0F xl16 expected result 00001C68 1164+ **DROP R5** expected result 00001C68 FF7F7F7F 7F7F7F7F 1165 DC XL16' FF7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F 00001C70 FF7F7F7F 7F7F7F7F 7C7C7C7C 7C7C7C7C 1166 DC 00001C78 XL16' 7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7 $\mathbf{v2}$

ASMA Ver.	0. 7. 0 zvector- e7- 0	1 - Mi nMaxAv	g (Zvector	E7 VRR-c insti	ructi or	ıs)	08 Jul 2024	12: 26: 54 Page	29
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001D70				1216+* 1217+X22	DS	0F			
00001D70 00001D76 00001D7C	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	1218+ 1219+ 1220+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder load v3 source		
00001D82 00001D88	E771 0000 0806 E766 7000 3EF2 E760 5028 080E			1221+ 1222+ 1223+	VL		use v23 to test decoder test instruction (dest save v1 output		
00001D94 00001D98 00001D98	07FB		00001200	1224+ 1225+RE22 1226+	BR DC DROP	R11	return xl16 expected result		
00001D98 00001DA0	FFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1227	DC	XL16' FFFFFFFFFFF		expected result	
00001DB0 00001DB8				1228 1229	DC DC			v2 v3	
00001DC0	7FFFFFFF FFFFFFC			1230 1231 * Doubley	word				
00001DC8 00001DC8		00001DC8		1232 1233+ 1234+	VRR_C DS USING		base for test data and		
00001DC8 00001DCC 00001DCE	00001E08 0017 00			1235+T23 1236+ 1237+		H' 23' X' 00'	address of test routine test number		
00001DCF 00001DD0 00001DD8	03 E5C1E5C7 40404040 00001E40			1238+ 1239+ 1240+	DC DC DC	CL8' VAVG' A(RE23+16)	instruction name address of v2 source		
00001DDC 00001DE0 00001DE4	00001E50 00000010 00001E30			1241+ 1242+ 1243+REA23	DC DC DC	A(16) A(RE23)	address of v3 source result length result address		
00001DF0	00000000 00000000 00000000 00000000 000000			1244+ 1245+V1023	DS DS	FD XL16	gap V1 output		
	00000000 00000000			1246+ 1247+* 1248+X23	DS DS	FD OF	gap		
00001E08 00001E0E	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806		00000010 00000000 00000014 00000000	1249+ 1250+ 1251+ 1252+	LGF VL	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source use v23 to test decoder		
00001E20 00001E26 00001E2C	E766 7000 3EF2 E760 5028 080E 07FB		00001DF0	1253+ 1254+ 1255+	VAVG VST BR	V22, V22, V23, 3 V22, V1023 R11	test instruction (dest save v1 output return		
00001E30 00001E30 00001E30	FFFFFFF FFFFFFF			1256+RE23 1257+ 1258	DC DROP DC	R5	xl16 expected result FFFFFFFFFFFFFFFFF	expected result	
00001E38 00001E40 00001E48	FFFFFFFF FFFFFFFC 7FFFFFFF FFFFFFFC			1259	DC		FFC7FFFFFFFFFFFC'	v2	
00001E50 00001E58	80000000 00000002 80000000 00000002			1260 1261	DC	XL16' 80000000000000	000280000000000000002'	v3	
00001E60				1262 * Doubley 1263 1264+		VAVG, 3 OFD			
						-			

ASWA ver.	0. 7. 0 zvector-e7-0)1- WI NWAXAV	g (Zvector	L' VIII E INSC	4.0020	113)	00 Jul 2024	1 12: 26: 54	rage	30
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
00001E60		00001E60		1265+	USTNG	*, R 5	base for test data and	test routin	10	
00001E60	00001EA0	OOOOTEOO		1266+T24	DC	A(X24)	address of test routine			
00001E64	0018			1267+	DC	H' 24'	test number	-		
00001E64	00			1268+	DC	X' 00'	cese number			
00001E67	03			1269+	DC	HL1'3'	m4			
00001E68	E5C1E5C7 40404040			1270+	DC	CL8' VAVG'	instruction name			
00001E30	00001ED8			1271+	DC	A(RE24+16)	address of v2 source			
00001E70	00001EE8			1272+	DC	A(RE24+10) A(RE24+32)	address of v3 source			
00001E74	00000010			1273+	DC	A(16)	result length			
00001E7C	00001EC8			1274+REA24	DC	A(RE24)	result address			
00001E70	00000000 00000000			1275+	DS	FD				
00001E88	0000000 00000000			1276+V1024	DS	XL16	gap V1 output			
00001E90	0000000 00000000			1270111021	DO	ALIO	VI oucput			
00001E98	0000000 00000000			1277+	DS	FD	gap			
OOOOTLOO	0000000 00000000			1278+*	DO	10	8 ^u P			
00001EA0				1279+X24	DS	OF				
00001EA0	E310 5010 0014		0000010	1280+	LGF	R1, V2ADDR	load v2 source			
00001EA6	E761 0000 0806		00000000	1281+	VL	v22, 0(R1)	use v22 to test decoder	r		
00001EAC	E310 5014 0014		00000014		ĹĠF	R1, V3ADDR	load v3 source	_		
00001EB2	E771 0000 0806		00000000	1283+	VL	v23, 0(R1)	use v23 to test decoder	r		
00001EB8	E766 7000 3EF2		0000000	1284+	VAVG	V22, V22, V23, 3	test instruction (dest		re)	
00001EBE	E760 5028 080E		00001E88	1285+	VST	V22, V1024	save v1 output	t 15 a sourc		
00001EC4	07FB		00001200	1286+	BR	R11	return			
00001EC8	0.12			1287+RE24	DC	OF	xl16 expected result			
00001EC8				1288+	DROP	R5	mi io emperera resure			
00001EC8	8000000 00000002			1289	DC		00028000000000000002'	expected re	esult	
00001ED0	80000000 00000002									
00001ED0 00001ED8	80000000 00000002 80000000 00000002			1290	DC	XL16' 800000000000	000280000000000000002'	v2		
00001ED0 00001ED8 00001EE0	8000000 00000002			1290	DC	XL16' 800000000000	00028000000000000002'	v2		
00001ED8				1290 1291	DC DC		00028000000000000002'	v2 v3		
00001ED8 00001EE0	80000000 00000002 8000000 00000002									
00001ED8 00001EE0 00001EE8	80000000 00000002 80000000 00000002 80000000 00000002									
00001ED8 00001EE0 00001EE8	80000000 00000002 80000000 00000002 80000000 00000002			1291 1292 1293						
00001ED8 00001EE0 00001EE8	80000000 00000002 80000000 00000002 80000000 00000002			1291 1292 1293 1294 *	DC	XL16' 800000000000	00028000000000000002'			
00001ED8 00001EE0 00001EE8	80000000 00000002 80000000 00000002 80000000 00000002			1291 1292 1293 1294 * 1295 *VAVGL	DC		00028000000000000002'			
00001ED8 00001EE0 00001EE8	80000000 00000002 80000000 00000002 80000000 00000002			1291 1292 1293 1294 * 1295 *VAVGL 1296 *	DC	XL16' 800000000000	00028000000000000002'			
00001ED8 00001EE0 00001EE8	80000000 00000002 80000000 00000002 80000000 00000002			1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte	DC - VECT	XL16' 8000000000000000000000000000000000000	00028000000000000002'			
00001ED8 00001EE0 00001EE8 00001EF0	80000000 00000002 80000000 00000002 80000000 00000002			1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298	DC - VECT VRR_C	XL16' 8000000000000000000000000000000000000	00028000000000000002'			
00001ED8 00001EE0 00001EE8 00001EF0	80000000 00000002 80000000 00000002 80000000 00000002			1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298 1299+	DC - VECT - VRR_C DS	XL16' 8000000000000000000000000000000000000	00028000000000000002'	v3		
00001ED8 00001EE0 00001EE8 00001EF0	8000000 00000002 8000000 00000002 8000000 00000002 8000000 00000002	00001EF8		1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298 1299+ 1300+	DC - VECT - VRR_C DS USING	XL16' 8000000000000000000000000000000000000	base for test data and	v3	 	
00001ED8 00001EE0 00001EE8 00001EF0 00001EF8 00001EF8	8000000 00000002 8000000 00000002 8000000 00000002 8000000 00000002	00001EF8		1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298 1299+ 1300+ 1301+T25	DC - VECT VRR_C DS USING DC	XL16' 8000000000000000000000000000000000000	base for test data and address of test routine	v3	 	
00001ED8 00001EE0 00001EE8 00001EF0 00001EF8 00001EF8 00001EF8	8000000 00000002 8000000 00000002 8000000 00000002 8000000 00000002	00001EF8		1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298 1299+ 1300+ 1301+T25 1302+	DC - VECT - VRR_C DS USING DC DC	XL16' 8000000000000000000000000000000000000	base for test data and	v3	ne	
00001EE0 00001EE8 00001EF0 00001EF8 00001EF8 00001EF8 00001EFC 00001EFE	8000000 00000002 8000000 00000002 8000000 00000002 8000000 00000002 00001F38 0019 00	00001EF8		1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298 1299+ 1300+ 1301+T25 1302+ 1303+	DC - VECT - VRR_C DS USING DC DC DC	XL16' 8000000000000000000000000000000000000	base for test data and address of test routine test number	v3	 	
00001EE0 00001EE8 00001EF0 00001EF8 00001EF8 00001EFC 00001EFC 00001EFF	8000000 00000002 8000000 00000002 8000000 00000002 8000000 00000002 00001F38 0019 00	00001EF8		1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298 1299+ 1300+ 1301+T25 1302+ 1303+ 1304+	DC - VECT VRR_C DS USING DC DC DC DC	XL16' 8000000000000000000000000000000000000	base for test data and address of test routine test number	v3	 ne	
00001EF8 00001EF8 00001EF8 00001EF8 00001EF8 00001EFC 00001EFC 00001EFF 00001FF0	80000000 00000002 80000000 000000002 80000000 000000002 80000000 000000002 00001F38 0019 00 00 E5C1E5C7 D3404040	00001EF8		1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298 1299+ 1300+ 1301+T25 1302+ 1303+ 1304+ 1305+	DC VRR_C DS USING DC DC DC DC DC	XL16' 8000000000000000000000000000000000000	base for test data and address of test routine test number m4 instruction name	v3	 ne	
00001ED8 00001EE8 00001EF8 00001EF8 00001EF8 00001EFC 00001EFC 00001EFF 00001FFO 00001FO0	80000000 00000002 80000000 000000002 80000000 000000002 80000000 000000002 0001F38 0019 00 00 E5C1E5C7 D3404040 00001F70	00001EF8		1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298 1299+ 1300+ 1301+T25 1302+ 1303+ 1304+ 1305+ 1306+	DC VRR_C DS USING DC DC DC DC DC DC	XL16' 8000000000000000000000000000000000000	base for test data and address of test routing test number m4 instruction name address of v2 source	v3	 ne	
00001ED8 00001EE8 00001EF8 00001EF8 00001EF8 00001EFC 00001EFC 00001EFF 00001FO0 00001FO8 00001FOC	80000000 00000002 80000000 000000002 80000000 000000002 80000000 000000002 0001F38 0019 00 00 E5C1E5C7 D3404040 00001F70 00001F80	00001EF8		1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298 1299+ 1300+ 1301+T25 1302+ 1303+ 1304+ 1305+ 1306+ 1307+	DC VRR_C DS USING DC DC DC DC DC DC DC	XL16' 8000000000000000000000000000000000000	base for test data and address of test routine test number m4 instruction name address of v2 source address of v3 source	v3	ne	
00001EF8 00001EF8 00001EF8 00001EF8 00001EF8 00001EFC 00001EFC 00001FFF 00001FO0 00001FOC 00001F10	80000000 00000002 80000000 000000002 80000000 000000002 80000000 000000002 00001F38 0019 00 00 E5C1E5C7 D3404040 00001F70 00001F80 00000010	00001EF8		1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298 1299+ 1300+ 1301+T25 1302+ 1303+ 1304+ 1305+ 1306+ 1307+ 1308+	DC VRR_C DS USING DC DC DC DC DC DC DC DC DC	XL16' 8000000000000000000000000000000000000	base for test data and address of test routine test number m4 instruction name address of v2 source address of v3 source result length	v3	ne	
00001EE0 00001EE8 00001EF8 00001EF8 00001EF8 00001EFC 00001EFC 00001FFF 00001F00 00001F0C 00001F10 00001F14	80000000 00000002 80000000 000000002 80000000 000000002 80000000 000000002 0001538 0019 00 00 E5C1E5C7 D3404040 00001F70 00001F80 0000010 00001F60	00001EF8		1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298 1299+ 1300+ 1301+T25 1302+ 1303+ 1304+ 1305+ 1306+ 1307+ 1308+ 1309+REA25	DC - VECT - VRR_C DS USING DC DC DC DC DC DC DC DC DC	XL16' 8000000000000000000000000000000000000	base for test data and address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address	v3	 ne	
00001EE0 00001EE8 00001EF8 00001EF8 00001EF8 00001EFC 00001EFC 00001EFF 00001F00 00001F0C 00001F10 00001F14 00001F18	80000000 00000002 80000000 000000002 80000000 000000002 80000000 000000002 8000019 00 00 E5C1E5C7 D3404040 00001F70 00001F80 0000010 00001F60 00000000 00000000	00001EF8		1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298 1299+ 1300+ 1301+T25 1302+ 1303+ 1304+ 1305+ 1306+ 1307+ 1308+ 1309+REA25 1310+	DC VRR_C DS USING DC	XL16' 8000000000000000000000000000000000000	base for test data and address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address	v3	 	
00001EF8 00001EF8 00001EF8 00001EF8 00001EF8 00001EFC 00001EFC 00001FFC 00001FO0 00001F00 00001F10 00001F14 00001F18 00001F20	80000000 00000002 80000000 000000002 80000000 000000002 80000000 000000002 800001538 0019 00 00 E5C1E5C7 D3404040 00001F70 00001F60 0000010 00001F60 00000000 00000000 00000000 00000000	00001EF8		1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298 1299+ 1300+ 1301+T25 1302+ 1303+ 1304+ 1305+ 1306+ 1307+ 1308+ 1309+REA25	DC - VECT - VRR_C DS USING DC DC DC DC DC DC DC DC DC	XL16' 8000000000000000000000000000000000000	base for test data and address of test routine test number m4 instruction name address of v2 source address of v3 source result length	v3	ne	
00001ED8 00001EE8 00001EF8 00001EF8 00001EF8 00001EFC 00001EFC 00001EFF 00001F00 00001F0C 00001F10 00001F14 00001F18 00001F20 00001F28	80000000 00000002 80000000 000000002 80000000 000000002 80000000 000000002 800001538 0019 00 00 E5C1E5C7 D3404040 00001F70 00001F60 0000010 00001F60 00000000 00000000 00000000 00000000 000000	00001EF8		1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298 1299+ 1300+ 1301+T25 1302+ 1303+ 1304+ 1305+ 1306+ 1307+ 1308+ 1309+REA25 1310+ 1311+V1025	DC VRR_C DS USING DC	XL16' 8000000000000000000000000000000000000	base for test data and address of test routing test number m4 instruction name address of v2 source address of v3 source result length result address gap V1 output	v3	ne	
00001EF8 00001EF8 00001EF8 00001EF8 00001EF8 00001EFC 00001EFC 00001FFC 00001FO0 00001F00 00001F10 00001F14 00001F18 00001F20	80000000 00000002 80000000 000000002 80000000 000000002 80000000 000000002 800001538 0019 00 00 E5C1E5C7 D3404040 00001F70 00001F60 0000010 00001F60 00000000 00000000 00000000 00000000	00001EF8		1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298 1299+ 1300+ 1301+T25 1302+ 1303+ 1304+ 1305+ 1306+ 1307+ 1308+ 1309+REA25 1310+ 1311+V1025	DC VRR_C DS USING DC	XL16' 8000000000000000000000000000000000000	base for test data and address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address	v3	ne	
00001EF8 00001EF8 00001EF8 00001EF8 00001EF8 00001EFC 00001EFC 00001FO0 00001F00 00001F0C 00001F10 00001F14 00001F18 00001F20 00001F28 00001F30	80000000 00000002 80000000 000000002 80000000 000000002 80000000 000000002 800001538 0019 00 00 E5C1E5C7 D3404040 00001F70 00001F60 0000010 00001F60 00000000 00000000 00000000 00000000 000000	00001EF8		1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298 1299+ 1300+ 1301+T25 1302+ 1303+ 1304+ 1305+ 1306+ 1307+ 1308+ 1309+REA25 1310+ 1311+V1025 1312+ 1313+*	VRR_C DS USING DC	XL16' 8000000000000000000000000000000000000	base for test data and address of test routing test number m4 instruction name address of v2 source address of v3 source result length result address gap V1 output	v3	ne	
00001ED8 00001EE8 00001EF8 00001EF8 00001EF8 00001EFC 00001EFE 00001FFC 00001F0C 00001F10 00001F14 00001F14 00001F18 00001F20 00001F28 00001F30	80000000 00000002 80000000 000000002 80000000 000000002 80000000 000000002 800001538 0019 00 00 E5C1E5C7 D3404040 00001F70 00001F60 0000010 00001F60 00000000 00000000 00000000 00000000 000000	00001EF8	00000010	1291 1292 1293 1294 * 1295 *VAVGL 1296 * 1297 * Byte 1298 1299+ 1300+ 1301+T25 1302+ 1303+ 1304+ 1305+ 1306+ 1307+ 1308+ 1309+REA25 1310+ 1311+V1025 1312+ 1313+* 1314+X25	DC VRR_C DS USING DC	XL16' 8000000000000000000000000000000000000	base for test data and address of test routing test number m4 instruction name address of v2 source address of v3 source result length result address gap V1 output	v3	 ne	

ASMA Ver.	0. 7. 0 zvector-e7-0)1 - Mi nMaxAv	g (Zvector	E7 VRR-c inst	ructi o	ns)	08 Jul 2024	1 12: 26: 54 Page 31
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00001F3E	E761 0000 0806		00000000	1316+	VL	v22, 0(R1)	use v22 to test decoder	•
	E310 5014 0014		00000014	1317+	LGF	R1, V3ADDR	load v3 source	•
	E771 0000 0806			1318+	VL	v23, 0(R1)	use v23 to test decoder	^
00001F50	E766 7000 0EF0		0000000	1319+		V22, V22, V23, 0	test instruction (dest	
00001F56	E760 5028 080E		00001F20	1320+	VST	V22, V1025	save v1 output	is a source,
00001F5C	07FB		00001120	1321+	BR	R11	return	
00001F60	OIID			1322+RE25	DC	0F	xl16 expected result	
00001F60				1323+	DROP	R5	arro expected resure	
00001F60	7F7F7F7F 7F7F7F7F			1324	DC		7F7F7F7F7F7F7F7F7F7F	expected result
00001F68	7F7F7F7F 7F7F7F7F			1021	ЪС	ALIO /I/I/I/I/I/I		expected resure
00001F70	7C7C7C7C 7C7C7C7C			1325	DC	XL16' 7C7C7C7C7C7C7C	7C7C7C7C7C7C7C7C7C7C7C'	v2
00001F78				1020	ЪС	ALIG TOTOTOTOTOTO		₹ £
	82828282 82828282			1326	DC	XI.16' 82828282828282	32828282828282828282'	v 3
	82828282 82828282			1020	DC	ALIO OLOLOLOLOLOLOLO		•••
00001100				1327				
				1328 * Hal fwo	rd			
				1329	VRR C	VAVGL, 1		
00001F90				1330+	DS	OFD		
00001F90		00001F90		1331+	USING		base for test data and	test routine
00001F90	00001FD0			1332+T26	DC	A(X26)	address of test routine	9
00001F94	001A			1333+	DC	H'26'	test number	
00001F96	00			1334+	DC	X' 00'		
00001F97	01			1335+	DC	HL1' 1'	m4	
00001F98	E5C1E5C7 D3404040			1336+	DC	CL8' VAVGL'	instruction name	
00001FA0	00002008			1337+	DC	A(RE26+16)	address of v2 source	
00001FA4	00002018			1338+	DC	A(RE26+32)	address of v3 source	
00001FA8	0000010			1339+	DC	A(16)	result length	
00001FAC	00001FF8			1340+REA26	DC	A(RE26)	result address	
00001FB0	0000000 00000000			1341+	DS	FD	gap	
00001FB8	00000000 00000000			1342+V1026	DS	XL16	V1 output	
00001FC0	00000000 00000000							
00001FC8	0000000 00000000			1343+	DS	FD	gap	
				1344+*	~~			
00001FD0				1345+X26	DS	OF		
	E310 5010 0014		00000010	1346+	LGF	R1, V2ADDR	load v2 source	
00001FD6	E761 0000 0806			1347+	VL	v22, 0(R1)	use v22 to test decoder	·
00001FDC	E310 5014 0014		00000014	1348+	LGF	R1, V3ADDR	load v3 source	
00001FE2	E771 0000 0806		0000000	1349+	VL	v23, 0(R1)	use v23 to test decoder	
00001FE8	E766 7000 1EF0		00001EB0	1350+		V22, V22, V23, 1	test instruction (dest	t is a source)
00001FEE	E760 5028 080E		00001FB8	1351+	VST	V22, V1026	save v1 output	
00001FF4	07FB			1352+ 1252 - DE26	BR	R11	return	
00001FF8 00001FF8				1353+RE26	DC DROP	OF R5	xl16 expected result	
00001FF8	7F7F7F7F 7F7F7F7F			1354+ 1355	DROP DC		7F7F7F7F7F7F7F7F7F7F	avnocted result
00001778	7F7F7F7F 7F7F7F7F			1333	DC	ALIU /F/F/F/F/F/F		expected result
00002000	7C7C7C7C 7C7C7C7C			1356	DC	XI 16' 70707070707070	7C7C7C7C7C7C7C7C7C7C7C	v2
00002008	7C7C7C7C 7C7C7C7C			1000	DC	ALIO TOTOTOTOTOTO		∀ ≈
00002010	82828282 82828282			1357	DC	XI.16' 828282828282	32828282828282828282'	v 3
00002018	82828282 82828282			1007	ьс	ALIO ONONONONONONON	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	V 0
				1358				
				1359 * Word				
				1360	VRR C	VAVGL, 2		
00002028				1361+	DS DS	OFD		
00002028		00002028		1362+	USING		base for test data and	test routine
00002028	00002068	0000000		1363+T27	DC	A(X27)	address of test routine	
0000202C	001B			1364+	DC	H' 27'	test number	
	•				-			

ASMA Ver.	0. 7. 0 zvector- e7- 0	1 - Mi nMaxAvş	g (Zvector	E7 VRR-c inst	ructi oı	ns)	08 Jul 2024 12: 2	26: 54 Page 3	32
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
0000202E 0000202F	00 02			1365+ 1366+	DC DC	X' 00' HL1' 2'	m4		
00002030	E5C1E5C7 D3404040			1367+	DC	CL8' VAVGL'	instruction name		
00002038 0000203C	000020A0 000020B0			1368+ 1369+	DC DC	A(RE27+16) A(RE27+32)	address of v2 source address of v3 source		
00002030	00000010			1370+	DC	A(16)	result length		
00002044	00002090			1371+REA27	DC	A(RE27)	result address		
00002048 00002050	00000000 00000000 0000000 00000000			1372+ 1373+V1027	DS DS	FD XL16	gap V1 output		
00002030	0000000 0000000			13/3+1102/	DЗ	ALIO	vi oucpuc		
00002060	00000000 00000000			1374+	DS	FD	gap		
00000000				1375+*	DC	OF			
00002068 00002068	E310 5010 0014		0000010	1376+X27 1377+	DS LGF	OF R1, V2ADDR	load v2 source		
0000206E	E761 0000 0806		00000000	1378+	VL	v22, 0(R1)	use v22 to test decoder		
00002074	E310 5014 0014		00000014	1379+	LGF	R1, V3ADDR	load v3 source		
0000207A 00002080	E771 0000 0806 E766 7000 2EF0		0000000	1380+ 1381+	VL VAVCI	v23, 0(R1) V22, V22, V23, 2	use v23 to test decoder test instruction (dest is a	cource)	
00002086	E760 7000 2EF0 E760 5028 080E		00002050	1382+	VAVGL	V22, V1027	save v1 output	Source)	
0000208C	07FB			1383+	BR	R11	return		
00002090				1384+RE27	DC	OF	xl16 expected result		
00002090 00002090	7F7F7F7F 7F7F7F7F			1385+ 1386	DROP DC	R5 XI.16' 7F7F7F7F7F7F7F	7F7F7F7F7F7F7F7F7F7F' expec	cted result	
00002098	7F7F7F7F 7F7F7F7F				20	ALIO VIVIVIIVIIVI	. I v I v I v I v I v I v I v I v I v I	ced resure	
000020A0 000020A8	7C7C7C7C 7C7C7C7C 7C7C7C7C 7C7C7C7C			1387	DC	XL16' 7C7C7C7C7C7C	7C7C7C7C7C7C7C7C7C7C' v2		
000020B0 000020B8	82828282 82828282 82828282 82828282			1388	DC	XL16' 828282828282	828282828282828282' v3		
				1389 1390 * Double	word				
				1391		VAVGL, 3			
000020C0		0000000		1392+	DS	OFD			
000020C0 000020C0	00002100	000020C0		1393+ 1394+T28	USI NG DC	*, R5 A(X28)	base for test data and test address of test routine	routine	
000020C0 000020C4	00002100 001C			1394+128 1395+	DC DC	H' 28'	test number		
000020C6	00			1396+	DC	X' 00'			
000020C7	03 E5C1E5C7 D3404040			1397+	DC	HL1'3'	m4		
000020C8 000020D0	00002138			1398+ 1399+	DC DC	CL8' VAVGL' A(RE28+16)	instruction name address of v2 source		
000020D4	00002148			1400 +	DC	A(RE28+32)	address of v3 source		
000020D8	0000010			1401+	DC	A(16)	result length		
000020DC 000020E0	00002128 00000000 00000000			1402+REA28 1403+	DC DS	A(RE28) FD	result address		
000020E8	0000000 00000000			1404+V1028	DS DS	XL16	gap V1 output		
000020F0	00000000 00000000			1405	DC	ED			
000020F8	00000000 00000000			1405+ 1406+*	DS	FD	gap		
00002100	E210 5010 0014		00000010	1407+X28	DS	OF	lood vo governo		
00002100 00002106	E310 5010 0014 E761 0000 0806		00000010 00000000	1408+ 1409+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
0000210C	E310 5014 0014		0000014	1410+	LGF	R1, V3ADDR	load v3 source		
00002112	E771 0000 0806		0000000	1411+	VL VANCI	v23, 0(R1)	use v23 to test decoder		
00002118 0000211E	E766 7000 3EF0 E760 5028 080E		000020E8	1412+ 1413+	VAVGL	V22, V22, V23, 3 V22, V1028	test instruction (dest is a save v1 output	source)	
00002124	07FB		00000000	1414+	BR	R11	return		
00002128				1415+RE28	DC	0F	xl16 expected result		

ASMA Ver.	0. 7. 0 zvector- e7- 0	1 - Mi nMaxAvg	g (Zvector	E7 VRR-c inst	ructio	ns)	08 Jul 2024	4 12: 26: 54 Page	33
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
00002128				1416+	DROP	R5			
00002128	7F7F7F7F 7F7F7F7			1417	DC		7F7F7F7F7F7F7F7F7F7F	expected result	
00002130	7F7F7F7F 7F7F7F7F							•	
00002138	7C7C7C7C 7C7C7C7C			1418	DC	XL16' 7C7C7C7C7C7C7C7	7C7C7C7C7C7C7C7C7C7C7C'	v2	
00002140	7C7C7C7C 7C7C7C7C			1.110	D.C.	W 401 0000000000000	22222222222222222		
00002148	82828282 82828282			1419	DC	XL16' 82828282828282	32828282828282828282'	v3	
00002150	82828282 82828282			1420					
				1421 * Double	word				
				1422		VAVGL, 3			
00002158				1423+	DS	OFD			
00002158	00000100	00002158		1424+	USING		base for test data and		
00002158 0000215C	00002198 001D			1425+T29 1426+	DC DC	A(X29) H' 29'	address of test routing test number	e	
0000213C 0000215E	0010			1427+	DC	X' 00'	test number		
0000215E	03			1428+	DC	HL1'3'	m4		
00002160	E5C1E5C7 D3404040			1429+	DC	CL8' VAVGL'	instruction name		
00002168	000021D0			1430+	DC	A(RE29+16)	address of v2 source		
0000216C	000021E0			1431+	DC	A(RE29+32)	address of v3 source		
00002170 00002174	00000010 000021C0			1432+ 1433+REA29	DC DC	A(16) A(RE29)	result length result address		
00002174	0000000 00000000			1434+	DS DS	FD			
00002180	00000000 00000000			1435+V1029	DS	XL16	gap V1 output		
00002188	0000000 00000000						•		
00002190	00000000 00000000			1436+	DS	FD	gap		
00002198				1437+* 1438+X29	DS	0F			
00002198	E310 5010 0014		0000010	1430+A29 1439+	LGF	R1, V2ADDR	load v2 source		
0000219E	E761 0000 0806		00000000	1440+	VL	v22, 0(R1)	use v22 to test decoder	r	
000021A4	E310 5014 0014		0000014	1441+	LGF	R1, V3ADDR	load v3 source		
000021AA	E771 0000 0806		0000000	1442+	VL	v23, 0(R1)	use v23 to test decoder		
000021B0 000021B6	E766 7000 3EF0 E760 5028 080E		00002180	1443+ 1444+	VAVGL	V22, V22, V23, 3 V22, V1029	test instruction (dest	t is a source)	
000021BC	07FB		00002180	1445+	BR	R11	return		
000021C0	3,12			1446+RE29	DC	0F	xl 16 expected result		
000021C0				1447+	DROP	R5	•		
000021C0	7FFFFFFF FFFFFFC			1448	DC	XL16' 7FFFFFFFFFFF	FFFC7FFFFFFFFFFFFC'	expected result	
000021C8 000021D0	7FFFFFFF FFFFFFC 7FFFFFFF FFFFFFC			1449	DC	XI 16' 7FFFFFFFFFFF	FFFC7FFFFFFFFFFFFC'	v2	
000021D0 000021D8	7FFFFFFF FFFFFFC			1770	DC	ALIU /FFFFFFFFF	.116/PFFFFFFFFFFF	∀ ~	
000021E0	7FFFFFF FFFFFFC			1450	DC	XL16' 7FFFFFFFFFFF	FFFC7FFFFFFFFFFFFC'	v3	
000021E8	7FFFFFF FFFFFFC			4424					
				1451 1452 * Double	word				
				1452 * Double		VAVGL, 3			
000021F0				1454+	DS DS	OFD			
000021F0		000021F0		1455+	USING	*, R 5	base for test data and		
000021F0	00002230			1456+T30	DC	A(X30)	address of test routine	e	
000021F4 000021F6	001E 00			1457+ 1458+	DC DC	H' 30' X' 00'	test number		
000021F0 000021F7	03			1459+	DC	HL1'3'	m4		
000021F8	E5C1E5C7 D3404040			1460+	DC	CL8' VAVGL'	instruction name		
00002200	00002268			1461+	DC	A(RE30+16)	address of v2 source		
00002204	00002278			1462+	DC	A(RE30+32)	address of v3 source		
00002208 0000220C	00000010 00002258			1463+ 1464+REA30	DC DC	A(16) A(RE30)	result length result address		
UUUUAAUU	0000220			1404+WEA30	DC	A(REJU)	1 Coult audi Coo		

ASMA Ver.	0. 7. 0 zvector- e7- 0	1 - Mi nMaxAvş	g (Zvector	E7 VRR-c inst	ructi o	ns)	08 Jul 2024	12: 26: 54 P	Page 34
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00002210	0000000 00000000			1465+	DS	FD	dan		
	0000000 0000000			1465+ 1466+V1030	DS DS	XL16	gap V1 output		
	0000000 0000000			1400+11030	טע	ALIO	VI Output		
00002228	0000000 0000000			1467+	DS	FD	dan		
00002220	0000000 0000000			1467+ 1468+*	D S	ГD	gap		
00002230				1469+X30	DS	0F			
	E310 5010 0014		0000010	1470+	LGF	R1, V2ADDR	load v2 source		
	E761 0000 0806		00000000		VL	v22, O(R1)	use v22 to test decoder	•	
	E310 5014 0014		00000014	1472+	LGF	R1, V3ADDR	load v3 source		
	E771 0000 0806		00000000		VL	v23, 0(R1)	use v23 to test decoder	•	
	E766 7000 3EF0		0000000	1474+		V22, V22, V23, 3	test instruction (dest		e)
	E760 A018 080E		00002218	1475+	VST	V22, V1030	save v1 output		.,
00002254	07FB			1476+	BR	R11	return		
00002258				1477+RE30	DC	OF	xl16 expected result		
00002258				1478+	DROP	R5	•		
00002258	7FFFFFFF FFFFFFF			1479	DC	XL16' 7FFFFFFFFFFF	FFF7FFFFFFFFFFF	expected res	sul t
00002260	7FFFFFFF FFFFFFF							-	
	8000000 00000002			1480	DC	XL16' 8000000000000	000280000000000000002'	v2	
	8000000 0000002							_	
00002278	7FFFFFF FFFFFFC			1481	DC	XL16' 7FFFFFFFFFFF	FFFC7FFFFFFFFFFFFC'	v3	
00002280	7FFFFFF FFFFFFC			4.400					
				1482	-				
				1483 * Double		TATIOT O			
0000000				1484		VAVGL, 3			
00002288		0000000		1485+	DS	OFD * D5	hara Can tast data and	 	
00002288 00002288	00009909	00002288		1486+ 1487+T31	USING		base for test data and		
0000228C	000022C8 001F			1487+131 1488+	DC DC	A(X31) H' 31'	address of test routine test number	;	
0000228E	0011			1489+	DC DC	X' 00'	test number		
	03			1490+	DC	HL1' 3'	m4		
	E5C1E5C7 D3404040			1491+	DC	CL8' VAVGL'	instruction name		
00002298	00002300			1492+	DC	A(RE31+16)	address of v2 source		
0000229C	00002310			1493+	DC	A(RE31+32)	address of v3 source		
	00000010			1494+	DC	A(16)	result length		
000022A4	000022F0			1495+REA31	DC	A(RE31)	result address		
000022A8	0000000 00000000			1496+	DS	FD			
000022B0	0000000 00000000			1497+V1031	DS	XL16	gap V1 output		
000022B8	0000000 00000000						•		
000022C0	0000000 00000000			1498+	DS	FD	gap		
				1499+*	- ~				
000022C8	7040 7040 000		0000000	1500+X31	DS	OF WALES	1 1 2		
000022C8	E310 5010 0014		00000010	1501+	LGF	R1, V2ADDR	load v2 source		
000022CE	E761 0000 0806		00000000	1502+	VL	v22, 0(R1)	use v22 to test decoder		
	E310 5014 0014		00000014	1503+	LGF	R1, V3ADDR	load v3 source		
000022DA 000022E0	E771 0000 0806 E766 7000 3EF0		0000000	1504+	VL VAVCI	v23, 0(R1)	use v23 to test decoder		3
000022E0 000022E6	E760 7000 3EF0 E760 5028 080E		000022B0	1505+ 1506+	VAVGL VST	V22, V22, V23, 3 V22, V1031	test instruction (dest	. 15 a Source	;)
000022EC	07FB		UUUUAABU	1500+	BR	R11	save v1 output return		
000022EC	O/ID			1507+ 1508+RE31	DC	OF	xl16 expected result		
000022F0				1509+ 1509+	DROP	R5	ar 10 expected resurt		
000022F0	7FFFFFFF FFFFFFF			1510	DC		FFF7FFFFFFFFFFF	expected res	sul t
000022F8	7FFFFFF FFFFFFF			= - 					
00002300	7FFFFFF FFFFFFC			1511	DC	XL16' 7FFFFFFFFFFF	FFC7FFFFFFFFFFFC'	v2	
00002308	7FFFFFF FFFFFFC								
	80000000 00000002			1512	DC	YI 16' 8000000000000	000280000000000000002'	v3	
				1312	DC	ALIO GOOGGOOGGOOGG	000000000000000000000000000000000000000	VJ	
	80000000 0000002			1312	DC	ALIO 000000000000000000000000000000000000	70020000000000000	V 3	

ASNA ver.	U. 7. U Zvector- e	e7-U1-WH HWAXAV	(Zvector	E/ VRR-C IIISU	ruction	us)	08 Jul 2024	4 12: 20: 34	33
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
				1513					
				1514 * Doubl e					
				1515		VAVGL, 3			
00002320				1516+	DS	OFD			
00002320	0000000	00002320		1517+	USING		base for test data and		
00002320	00002360			1518+T32	DC	A(X32)	address of test routing	e	
00002324 00002326	0020 00			1519+ 1520+	DC DC	H' 32' X' 00'	test number		
00002320	03			1521+	DC	HL1'3'	m4		
00002328	E5C1E5C7 D340404	.0		1522+	DC	CL8' VAVGL'	instruction name		
00002330	00002398			1523+	DC	A(RE32+16)	address of v2 source		
00002334	000023A8			1524+	DC	A(RE32+32)	address of v3 source		
00002338	00000010			1525+	DC	A(16)	result length		
0000233C	00002388	vn		1526+REA32	DC	A(RE32) FD	result address		
00002340 00002348	00000000 0000000 0000000 0000000			1527+ 1528+V1032	DS DS	XL16	gap V1 output		
00002348	00000000 0000000			1320+11032	טט	ALIO	VI Oucput		
00002358	0000000 0000000			1529+	DS	FD	gap		
				1530+*			61		
00002360				1531+X32	DS	0F			
00002360	E310 5010 0014		00000010	1532+	LGF	R1, V2ADDR	load v2 source		
00002366	E761 0000 0806		00000000	1533+	VL LCE	v22, 0(R1)	use v22 to test decode	r	
0000236C 00002372	E310 5014 0014 E771 0000 0806		00000014 00000000	1534+ 1535+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decode:	n	
00002372	E771 0000 0300 E766 7000 3EF0		0000000	1536+		V23, U(R1) V22, V22, V23, 3	test instruction (des		
0000237E	E760 5028 080E		00002348	1537+	VST	V22, V1032	save v1 output	c 15 a source,	
00002384	07FB			1538+	BR	R11	return		
00002388				1539+RE32	DC	0F	xl16 expected result		
00002388	00000000 0000000	20		1540+	DROP	R5	200000000000000000000000000000000000000	. 1	
00002388 00002390	8000000 0000000 8000000 0000000			1541	DC	XL16, 8000000000000	0000280000000000000002'	expected result	
00002398	8000000 000000			1542	DC	XI 16' 800000000000	0000280000000000000002'	v2	
000023A0	8000000 0000000			1012	ЪС	ALIO OUOOOOOOO	00020000000000000	4 &	
000023A8	8000000 0000000			1543	DC	XL16' 800000000000	0000280000000000000002'	$\mathbf{v3}$	
000023B0	8000000 0000000	2							
				1544					
00000000	0000000			1545	DC	ELOI END OF T	PADI IZ		
000023B8 000023BC	00000000 0000000			1546 1547	DC DC	F' 0' END OF 7	ADLE		
OUUUASBU	UUUUUUU			1547 1548 *	DC	I U			
					of poi	nters to individua	al load test		
				1550 *	-				
000023C0				1551 E7TESTS	DS	0F			
00000000				1552	PTTAB				
000023C0	00001000			1553+TTABLE	DS DC	0F	TECT OCUD		
000023C0 000023C4	000010B8 00001150			1554+ 1555+	DC DC	A(T1) A(T2)	TEST &CUR TEST &CUR		
000023C4 000023C8	00001130 000011E8			1556+	DC	A(T3)	TEST &CUR		
000023CC	00001120			1557+	DC	A(T4)	TEST &CUR		
000023D0	00001318			1558+	DC	A(T5)	TEST &CUR		
000023D4	000013B0			1559+	DC	A(T6)	TEST &CUR		
000023D8	00001448			1560+	DC	A(T7)	TEST &CUR		
000023DC	000014E0			1561+	DC	A(T8)	TEST &CUR		
000023E0 000023E4	00001578 00001610			1562+ 1563+	DC DC	A(T9) A(T10)	TEST &CUR TEST &CUR		
000023E4 000023E8	00001610 000016A8			1564+	DC	A(T10) A(T11)	TEST &CUR		
						()			

ASMA Ver.	0. 7. 0 zvector- e7-	- 01- Mi nMaxAvg ((Zvector	E7 VRR-c inst	ructio	ons)	08 Jul 2024 12: 26: 54 Page	37
		O				ŕ		
LOC	OBJECT CODE	ADDR1 A	ADDR2	STMI				


				1594 * 1595 ******	Regis	ster eq	uates ******************	
				1393				
				4505 B0	TO 11			
				1597 RO 1598 R1	EQU EQU	0 1		
				1599 R2	EQU	2		
				1600 R3	EQU	3		
				1601 R4 1602 R5	EQU EQU	4 5		
		00000006 00	000001	1603 R6	EQU	6		
				1604 R7	EQU	7		
				1605 R8 1606 R9	EQU EQU	8 9		
		0000000A 00	000001	1607 R10	EQU	10 11		
				1608 R11 1609 R12	EQU EQU	11		
				1610 R13	EQU	12 13 14		
		000000E 00	000001	1611 R14	EQU	14		
		000000F 00	000001	1612 R15	EQU	15		
					*****	*****	**************	
				1615 * 1616 *******	Regis	ster eq	uates *******************	
				1616 ******	1. 1. 1. 1. 1. 1. 1.			
				1618 V0 1619 V1	EQU EQU	0 1		
				1620 V2	EQU	2		
		00000003 00	000001	1621 V3	EQU	3		
				1622 V4 1623 V5	EQU EQU	4 5		
		00000006 00	000001	1624 V6	EQU	6		
				1625 V7 1626 V8	EQU FOU	7 8		
				1627 V9	EQU EQU	9		
		0000000A 00	000001	1628 V10	EQU	10		
				1629 V11 1630 V12	EQU EQU	11 12		
		000000D 00	000001	1631 V13	EQU	13		
				1632 V14	EQU	14		
				1633 V15 1634 V16	EQU EQU	15 16		
		00000011 00	000001	1635 V17	EQU	17		
				1636 V18 1637 V19	EQU EQU	18 19		
				1638 V20	EQU EQU	20		
				1639 V21	EŲU	21		

						ons)			
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
		00000016	00000001	1640 V22	EQU EQU EQU EQU EQU EQU EQU EQU EQU	22			
		00000017 00000018	00000001	1641 V23 1642 V24	EQU EQU	23 24			
		00000019	00000001	1643 V25	EQU	$\tilde{25}$			
		0000001A	00000001	1644 V26	EQU	26			
		0000001B	00000001	1645 V27 1646 V28	EQU EQU	27 28			
		0000001D	00000001	1647 V29	EQU	22 23 24 25 26 27 28 29 30			
		0000001E	00000001	1648 V30 1649 V31	EQU EQU	30 31			
		00000011	0000001	1650		31			
				1651	END				

SYMBOL	TYPE	- e7- 01- Mi nM VALUE	LENGTH	DEFN	REFER	FNCFS											ge 3
EGI N	Ī	00000200	2	161	127	157	158	159									
TLRO	F	0000048C	4	357	171	172	173	174									
ECNUM	C	00001073	16	408	271	273	279	281									
7TEST	4	00000000	64	422	220												
7TESTS	F	000023C0	4	1551	213												
DIT	X	00001047	18	403	272	280											
NDTEST	U	0000031E	1	257	218												
10 J	I	00000470	4	347	206	260											
OJPSW	D	00000460	8	345	347												
'AI LCONT	U	0000030E	1	247													
'AI LED	F	00001000	4	385	249	258											
'AILMSG	U	0000030A	1	241	231												
'AI LPSW	D	00000478	8	349	351												
'AI LTEST	I	00000488	4	351	261												
B0001	F	00000280	8	190	194	195	197										
MAGE	1	00000000	9296	0		-											
	Ū	00000400	1	369	370	371	372										
64	Ū	00010000	1	371	•	- · -											
4	Ŭ	00000007	ī	426	278												
В	Ŭ	00100000	1	372	2.0												
B G	Ĭ	000003A8	$\overline{4}$	307	205	290											
BGCMD	Ĉ	000003F6	9	337	320	321											
SGMSG	Č	000003FF	95	338	314	335	312										
SGMVC	Ĭ	000003F0	6	335	318	000	O12										
BGOK	Ť	000003F0	2	316	313												
SGRET	Ť	000003DE	4	331	324	327											
SGSAVE	E E	000003E4	4	334	310	331											
EXTE6	r II	000003E4 000002D4	4	215	234	252											
PNAME	Č	000002D4	8	428	276	LJL											
	U		0		210												
AGE	U	00001000	1 10	370	070	070	074	990	001	909							
RT3	C	0000105D	18	406	272	273	274	280	281	282							
RTLINE	C	00001008	16	391	398	289											
RTLNG	U	0000003F	1	398	288												
RTM4	C	00001044	2	396	282												
RTNAME	C	00001033	8	394	276												
RTNUM	<u>C</u>	00001018	3	392	274												
0	U	00000000	1	1597	121	171	174	194	196	197	198	203	222	223	248	249	287
					288	291	307	310	312	314	316	331					
21	U	0000001	1	1598	204	229	230	258	259	289	321	335	555	556	557	558	586
					587	588	589	617	618	619	620	648	649	650	651	682	683
					684	685	713	714	715	716	744	745	746	747	775	776	777
					778	809	810	811	812	840	841	842	843	871	872	873	874
					902	903	904	905	936	937	938	939	967	968	969	970	998
					999	1000	1001	1029	1030	1031	1032	1063	1064	1065	1066	1094	1095
					1096	1097	1125	1126	1127	1128	1156	1157	1158	1159	1187	1188	1189
					1190	1218	1219	1220	1221	1249	1250	1251	1252	1280	1281	1282	1283
					1315	1316	1317	1318	1346	1347	1348	1349	1377	1378	1379	1380	1408
					1409	1410	1411	1439	1440	1441	1442	1470	1471	1472	1473	1501	1502
					1503	1504	1532	1533	1534	1535							
10	U	000000A	1	1607	159	168	169										
211	Ŭ	0000000B	1	1608	226	227	561	592	623	654	688	719	750	781	815	846	877
	J	55555 5	-	-000	908	$\frac{22}{942}$	973	1004	1035	1069	1100	1131	1162	1193	1224	1255	1286
					1321	1352	1383	1414	1445	1476	1507	1538	~		-~~ I	_~00	-~00
12	U	000000C	1	1609	213	216	233	251	1110	11/0	1007	1000					
213	Ü	0000000D	1	1610	~1J	~1U	200	201									
13 14	Ü	000000D 000000E	1	1611													
	U	OOOOOOE	1	1011													

S	YMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
R15 R2		U U	0000000F 00000002	1 1	1612 1599	242 205	267 270	294 271	295 278	279	287	290	291	308	310	316	317	318
23		U	00000003	1	1600	320	326	331	332									
R4 R5		U U	0000004 0000005	1	1601 1602	216 667 879	217 690 887	220 698 910	268 721 921	293 729 944	540 752 952	563 760 975	571 783 983	594 794 1006	602 817 1014	625 825 1037	633 848 1048	656 856 1071
						1079 1288 1486	1102 1300 1509	1110 1323 1517	1133 1331 1540	1141 1354	1164 1362	1172 1385	1195 1393	1203 1416	1226 1424	1234 1447	1257 1455	1265 1478
26		U	00000006	1	1603	1100	1000	1017	1010									
27		U	0000007	1	1604	1	101	100	100	105								
18 19		U	00000008	1	1605 1606	157 158	161 165	162 166	163 168	165								
E1		F F	0000009	1	562	546	547	549	100									
E10		F	00001120	4	847	831	832	834										
RE11		F	00001710	$\overline{4}$	878	862	863	865										
RE12		F	000017A8	4	909	893	894	896										
RE13		F	00001840	4	943	927	928	930										
E14		F	000018D8	4	974	958	959	961										
RE15		F	00001970	4	1005	989	990	992										
E16		r	00001A08	4	1036 1070	1020 1054	1021 1055	1023 1057										
RE17 RE18		F F	00001AA0 00001B38	4	1101	1034	1033	1088										
E19		F	00001B38	4	1132	1116	1117	1119										
EE2		F	00001BB	$\dot{4}$	593	577	578	580										
RE20		$ar{\mathbf{F}}$	00001C68	$ar{4}$	1163	1147	1148	1150										
RE21		\mathbf{F}	00001D00	4	1194	1178	1179	1181										
RE22		F	00001D98	4	1225	1209	1210	1212										
RE23		<u>F</u>	00001E30	4	1256	1240	1241	1243										
RE24		F	00001EC8	4	1287	1271	1272	1274										
RE25		F F	00001F60	4	1322	1306	1307	1309										
RE26 RE27		r F	00001FF8 00002090	4	1353 1384	1337 1368	1338 1369	1340 1371										
RE28		F	00002090	4	1415	1399	1400	1402										
RE29		F	00002128 000021C0	4	1446	1430	1431	1433										
E3		F	00001250	$\dot{4}$	624	608	609	611										
E30		F	00002258	$\overline{4}$	1477	1461	1462	1464										
RE31		\mathbf{F}	000022F0	$\overline{4}$	1508	1492	1493	1495										
RE32		F	00002388	4	1539	1523	1524	1526										
EE4		F	000012E8	4	655	639	640	642										
RE5		F	00001380	4	689	673	674	676										
RE6		F	00001418	4	720	704	705	707										
RE7 RE8		F F	000014B0 00001548	4 4	751 782	735 766	736 767	738 769										
ES ES		F	00001548 000015E0	4	816	800	801	803										
REA1		A	000013E0	4	549	000	001	000										
EA10		Ä	0000162C	$\dot{4}$	834													
REA11		Ā	000016C4	4	865													
REA12		A	0000175C	4	896													
REA13		A	000017F4	4	930													
EA14		A	0000188C	4	961													
REA15 REA16		A	00001924	4	992													
		A	000019BC	4	1023													

SMA Ver. 0.7.0 zvector-e7-01-MinMaxAvg (Zvector E7 VRR-c instructions) WACRO DEFN REFERENCES								00 Jul	2021	12: 26: 54	Tage	45						
СНЕСК	73 498	180 1552																
PTTABLE VRR_C	453	538 1077	569 1108	600 1139	631 1170	665 1201	696 1232	727 1263	758 1298	792 1329	823 1360	854 1391	885 1422	919 1453	950 1484	981 1515	1012	1046



ASMA Ver. 0.7.0 zvector-e7-01	- MinMaxAvg (Zvector E7 VRR-c instructions)	08 Jul 2024 12: 26: 54	Page	47
STMF	FILE NAME			
1 /home/tn529/sharedvfp/te	ests/zvector-e7-01-MinMaxAvg.asm			
** NO ERRORS FOUND **				