ASMA Ver.	0. 7. 0 zvector-e6-	20-NNPconve	ert (Zvect	or E6 VRR-a)	05 Aug 2024 11: 02: 41 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STM	
				2 *****	****************
				3 * 4 *	EXPERIMENTAL pending further PoP definition
				5 * 6 *	Zvector E6 instruction tests for VRR-a encoded:
				7 *	
				8 * 9 *	E655 VCNF - VECTOR FP CONVERT TO NNP E656 VCLFNH - VECTOR FP CONVERT AND LENGTHEN FROM NNP HIGH
				10 * 11 * 12 *	E65D VCFN - VECTOR FP CONVERT FROM NNP E65E VCLFNL - VECTOR FP CONVERT AND LENGTHEN FROM NNP LOW
				13 * 14 *	and partial testing of
				15 * 16 *	E675 VCRNF - VECTOR FP CONVERT AND ROUND TO NNP
				17 * 18 *	during cross check tests for VCLFNH and VCLFNL
				19 * 20 *****	James Wekel August 2024 ***********************************
				22 ****** 23 *	******************
				24 * 25 *	basic instruction tests
				27 * This 28 * Neur	**************************************
					data-type-1.
					equested and if VXC == 0 after test instruction execution, oss check test is performed. A cross check uses the result
					he instruction test to recreate the test source.
					ptions (including trapable IEEE exceptions) are not tested.
				38 * PLEA	SE NOTE that the tests are very SIMPLE TESTS designed to catch
				39 * obvi 40 * NOT 41 *	ous coding errors. None of the tests are thorough. They are designed to test all aspects of any of the instructions.
				42 ****** 43 *	*****************
				44 * *T 45 * *	estcase zvector-e6-20-NNPconvert
				46 * * 47 * *	EXPERIMENTAL pending further PoP definition
				48 * * 49 * *	Zvector E6 instruction tests for VRR-a encoded:
				50 * * 51 * * 52 * *	E655 VCNF - VECTOR FP CONVERT TO NNP E656 VCLFNH - VECTOR FP CONVERT AND LENGTHEN FROM NNP HIGH E65D VCFN - VECTOR FP CONVERT FROM NNP E65E VCH FN - VECTOR FP CONVERT AND LENGTHEN FROM NNP LOW
				53 * * 54 * *	E65E VCLFNL - VECTOR FP CONVERT AND LENGTHEN FROM NNP LOW
				55 * * 56 * *	# This tests only the basic function of the instruction.

vii vei.	0. 7. 0 zvector- e6-	- ZU- NNPCOHV	ert (zvect	OL EO	vkk-a)		05 Aug 2024 11: 02: 41 Page
.0C	OBJECT CODE	ADDR1	ADDR2	STM			
					*****	****	****************
				76		FCHEC	K Macro - Is a Facility Bit set?
					*	If the	e facility bit is NOT set, an message is issued and
				79			est is skipped.
				80			no na lino
				81 82	*	Fchec	c uses R0, R1 and R2
				83	* eg. ******	FCHEC	K 134, 'vector-packed-decimal'
				84	******	****	********************
				85 86		MACRO	K &BITNO, &NOTSETMSG
				87	*	I CILLO	&BITNO: facility bit number to check
				88	*	T CT A	&NOTSETMSG: 'facility name'
				89 90			&FBBYTE Facility bit in Byte &FBBIT Facility bit within Byte
				91		LULA	Tacility bit within byte
				92		LCLA	
				93 94	&L(1)	SetA	128, 64, 32, 16, 8, 4, 2, 1 bit positions within byte
					&FBBYTE	SETA	&BITNO/8
				96	&FBBIT	<b>SETA</b>	&L((&BITN0-(&FBBYTE*8))+1)
				97 98	*	MNOTE	O, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'
				99		В	X&SYSNDX
				100	*		Fcheck data area
				101		nv nc	ski p messgae
				102	SKT&SYSN	DC DC	C' Ski ppi ng tests: ' C&NOTSETMSG
				104	:	DC	C' facility (bit &BITNO) is not installed.'
				105	SKL&SYSN	DX EQU	*-SKT&SYSNĎX
				106 107		DS	facility bits FD gap
				108	FB&SYSND	X DS	4FD
				109		DS	FD gap
				110 111	X&SYSNDX	EQU *	
				112		LÀ	RO, ((X&SYSNDX-FB&SYSNDX)/8)-1
				113		STFLE	FB&SYSNDX get facility bits
				114 115		XGR	RO, RO
				116		IC	RO, FB&SYSNDX+&FBBYTE get fbit byte
				117		N	RO, =F' &FBBIT' is bit set?
				118 119	*	BNZ	XC&SYSNDX
				120	* facili	ty bit	not set, issue message and exit
				121	*		
				122 123		LA LA	RO, SKL&SYSNDX message length R1, SKT&SYSNDX message address
				123 124		BAL	R1, SKT&SYSNDX message address R2, MSG
				125			
				126	XC&SYSND	B V FOII :	EOJ
				127		MEND	

JIM VEI.	0. 7. 0 zvector-e6-	20- MMI CONVE	it (Zvecto	i Lu	viki-a)			05 Aug 2024 11: 02: 41 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				131	*	Low co	ore PSWs	***********
0000000		00000000 00000000	00003997	134 135 136		START USI NG	0 ZVE6TST, RO	Low core addressability
		00000140	00000000		SVOLDPSW	EQU	ZVE6TST+X' 140'	z/Arch Supervisor call old PSW
0000000 00001A0 00001A8	00000001 80000000 0000000 00000200	0000000	000001A0	139 140 141		ORG DC DC	ZVE6TST+X' 1A0' X' 0000000180000000' AD(BEGIN)	z/Archi tecure RESTART PSW
00001B0		000001B0	000001D0	143		ORG	ZVE6TST+X' 1D0'	z/Architecure PROGRAM CHECK PSW
00001D0 00001D8	00020001 80000000 00000000 0000DEAD			144 145		DC DC	X' 0002000180000000' AD(X' DEAD')	
00001E0		000001E0	00000200	147		ORG	ZVE6TST+X' 200'	Start of actual test program

	0. 7. 0 zvector- e6-		•	•			05 Aug 2024 11: 02: 41 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				149	****	****	***********
				150 *******	*****	The actual "7VEGT	
				131 · 159 ******	*****	**************************************	ST" program itself
				153 *			
					tectur	e Mode: z/Arch	
					ster Us		
				156 *		8	
				157 * <b>R</b> 0		work)	
				158 * R1-4	•	work)	
				159 * R5			e - current test base
				160 * R6-R 161 * R8	`	work) irst base register	
				162 * R9		econd base register	
				163 * R10		hird base register	
				164 * R11	Ē	6TEST call return	
				165 * R12	E	6TESTS register	
				166 * R13	(	work)	
				167 * R14		ubroutine call	111-
				168 * R15 169 *	S	econdary Subroutine	call or work
					*****	******	***********
00200		00000200		172	USING	BEGIN, R8	FIRST Base Register
00200		00001200		173	USING		SECOND Base Register
00200		00002200		174	USING	BEGIN+8192, R10	THIRD Base Register
100000	0.500			175	DATD	DO O	Initalian PIDOT have and store
000200 000202	0580 0680			176 BEGIN 177	BALR BCTR		Initalize FIRST base register Initalize FIRST base register
000202	0680			178	BCTR		Initalize FIRST base register
000201	0000			179	DOTE	10, 0	im curize rivor buse register
000206	4190 8800		00000800	180	LA	R9, 2048(, R8)	Initalize SECOND base register
00020A	4190 9800		00000800	181	LA	R9, 2048(, R9)	Initalize SECOND base register
00000	44.40.0000		0000000	182	T 4	D40 0040( D0)	T. I. II. WITTEN
00020E	41A0 9800		00000800	183	LA	R10, 2048(, R9)	Initalize THIRD base register
000212	41A0 A800		00000800	184 185	LA	R10, 2048(, R10)	Initalize THIRD base register
000216	B600 84BC		000006BC	186	STCTI	RO, RO, CTLRO	Store CRO to enable AFP
0021A	9604 84BD		000006BD	187	OI	CTLR0+1, X' 04'	Turn on AFP bit
00021E	9602 84BD		000006BD	188	ΟĪ	CTLR0+1, X' 02'	Turn on Vector bit
00222	B700 84BC		000006BC	189	LCTL		Reload updated CRO
				190	la ala ala di		•
							**************************************
				192 * 1s Neu 193 ******	ıraı - ne *****	twork-processing-as: ********	sist facility 2 installed (bit 165) ************************************
				193 ********* 194			
				195	FCHEC	K 165. 'Neural-netwo	rk-processing-assist'
00226	47F0 80C0		000002C0	196+	B	X0001	- Processing assist
				197+*			Fcheck data area
				198+*			ski p messgae
00022A	40404040 40404040			199+SKT0001	DC		ng tests: '
000244	D585A499 81936095			200+	DC	C' Neural - network-p	
000264	40868183 899389A3	0000007	0000001	201+	DC		65) is not installed.'
		000005F	0000001	202+SKL0001 203+*	EQU	*-SKT0001	facility hits
000290	00000000 00000000			203+** 204+	DS	FD	facility bits
JU2JU				WUIT	DO	- <i>U</i>	gap

			6-20-NNPconve			(RR-a)			05 Aug 2024 11: 02: 41 Page
LOC	OBJECT	CODE	ADDR1	ADDR2	STM				
					270	* where	there	were NO exceptions	n be converted back to the source (DXC/VXC = 0)
			00000346	0000001	272	XCHECK	EQU	*	
	D207 5050			000006C8	273		MVC	SKIPXC, =CL8' SKIP	
	D500 5007 478F 0000	850C	0000007	00000700	274 275		CLC BE	XCSKIP, =CL1'S' 0(R15)	skip xcheck requested skip = S, so exit
	9500 5042			00000042	276		CLI	FPC_R+2, 0	Only Xcheck no VXC error
00035A	477F 0000			0000000	277 278	*	BNZ	0(R15)	some VXC error , so exit
					279		cross	s check depends on	the instruction
000035E	D207 5050	84D0	0000050	000006D0	280 281	•	MVC	SKIPXC, =CL8'	t .
0000364	D507 5010			000006D8	282		CLC	OPNAME, =CL8' VCNF'	
)00036A	4780 8194			00000394	283 284		BE	XCVCNF	
000036E	D507 5010	84E0	0000010	000006E0	285		CLC	OPNAME, =CL8' VCLFN	Н'
)000374	4780 81C8			000003C8	286 287		BE	XCVCLFNH	
0000378	D507 5010	84E8	0000010	000006E8	288		CLC	OPNAME, =CL8' VCFN'	
	4780 81FC			000003FC	289 290		BE	XCVCFN	
0000382	D507 5010	84F0	0000010	000006F0	291		CLC	OPNAME, =CL8' VCLFN	L'
0000388	4780 8230			00000430	292 293		BE	XCVCLFNL	
000038C	D207 5050	84C8	0000050	000006C8	293 294		MVC	SKI PXC, =CL8' SKI P	XC '
0000392					295		BR	R15	return from xcheck
					296 297	* cross	check:	VCNF - VECTOR	FP CONVERT TO NNP
0000004					298	*			
0000394	B29D 84C4			000006C4	299 300	XCVCNF	DS LFPC	OF FPCINIT	initialize FPC
,0000J4					301			HUMI	
0000398	E700 5028			00000028	302		VL	V16, V10UTPUT	
000039E 00003A4	E6F0 0000 B29C 5078	145D		00000078	303 304			V15, V16, 1, 0 C FPC XC	save FPC
00003A4	E7F0 5060	000E		00000078	30 <del>4</del> 305		VST	V15, XCOUTPUT	Save IIV
					306			·	
00003AE 00003B2	9500 507A 477F 0000			0000007A 00000000	307 308		CLI BNZ	FPC_XC+2, 0 0(R15)	some VXC error , so exit
					309				,
00003B6	E310 500C		0000000	000000C	310		LGF	R1, V2ADDR	expected source address
00003BC 00003C2	D50F 5060 4770 8264	1000	00000060	00000000 00000464	311 312		CLC BNE	XCOUTPUT, 0(R1) XCFAILMSG	
00003C2	07FF			<b>777777</b>	312		BR	R15	return from xcheck
					314	Ψ	-1. 1		ED CONVERT AND I PROBLEM PROMERNING WASHINGTON
					315 316		cneck:	VCLFNH - VECTOR	FP CONVERT AND LENGTHEN FROM NNP HIGH
0003C8					317	XCVCLFNH		<b>0F</b>	
00003C8	B29D 84C4			000006C4	318			FPCINIT	initialize FPC
00003CC	E700 5028	0806		00000028	319 320		VL	V16, V10UTPUT	
0003CC	E6F0 0002			3000020	321			F V15, V16, V16, 0, 2	
00003D8	B29C 5078			00000078	322		STFPC	C FPC_XC	save FPC
00003DC	E7F0 5060	000E		00000060	323		VST	V15, XCOUTPUT	

ASMA Ver.	0. 7. 0 zv	ector-	e6-20-NNPconve	rt (Zvecto	or E6 V	/RR- a)			05 Aug 2024 11: 02: 41 Page 9
LOC	OBJECT	CODE	ADDR1	ADDR2	STM				
					324				
000003E2	<b>9500 507</b> A			000007A	325		CLI	FPC_XC+2, 0	
000003E6	477F 0000	)		0000000	326 327		BNZ	0(R15)	some VXC error , so exit
000003EA	E310 5000			000000C	328		LGF	R1, V2ADDR	expected source address
000003F0	D507 5060			0000000	329		CLC	XCOUTPUT(8), O(R1)	
000003F6 000003FA	4770 8264 07FF	ŀ		00000464	330 331		BNE BR	XCFAI LMSG R15	return from xcheck
	0.11				332				
					333 334	* cross o	check:	VCFN - VECTOR FI	P CONVERT FROM NNP
00003FC						XCVCFN	DS	<b>OF</b>	
000003FC	B29D 84C4	l .		000006C4	336 337			FPCINIT	initialize FPC
00000400	E700 5028	8 0806		00000028	338		VL	V16, V10UTPUT	
00000406	E6F0 0001	0455			339		<b>VCNF</b>	V15, V16, 0, 1	
0000040C	B29C 5078			0000078	340			FPC_XC	save FPC
00000410	E7F0 5060	) 000E		00000060	341		VST	V15, XCOUTPUT	
00000416	9500 507A			000007A	342 343		CLI	FPC_XC+2, 0	
0000410 000041A	477F 0000			0000007A	343		BNZ	0(R15)	some VXC error , so exit
00001111				0000000	345		DIL	U(MIO)	Some vice citor, so care
000041E	E310 5000			000000C	346		LGF	R1, V2ADDR	expected source address
00000424	D50F 5060		0000060	00000000	347		CLC	XCOUTPUT, O(R1)	
000042A	4770 8264	ŀ		00000464	348		BNE	XCFAI LMSG	
0000042E	07FF				349 350		BR	R15	return from xcheck
					351	* cross o	check:	VCLFNL - VECTOR F	P CONVERT AND LENGTHEN FROM NNP LOW
00000430						XCVCLFNL	DS	<b>OF</b>	
00000430	B29D 84C4	ļ.		000006C4	354 355			FPCINIT	initialize FPC
00000434	E700 5028	8 0806		00000028	356		VL	V16, V10UTPUT	
000043A	E6F0 0002				357		<b>VCRNF</b>	V15, V16, V16, 0, 2	
00000440	B29C 5078			0000078	358			FPC_XC	save FPC
00000444	E7F0 5060	) 000E		00000060	359 360		VST	V15, XCOUTPUT	
0000044A	9500 507A			000007A	361		CLI	FPC_XC+2, 0	
0000044E	477F 0000			00000000	362		BNZ	0(R15)	some VXC error , so exit
20000472	E010 7001			00000000	363		LOT	D4 VOADDD	. 1
00000452	E310 5000			0000000C	364		LGF	R1, V2ADDR	expected source address
00000458 0000045E	D507 5060 4770 8264			00000008 00000464	365 366		CLC BNE	XCOUTPUT(8), 8(R1) XCFAILMSG	low part of vector
0000045E	07FF			3000101	367		BR	R15	return from xcheck
					368 369				
						* xcheck	faile	d message	
00000464						XCFAI LMS(		OH CSSage	
00000464	4820 5004	Į.		0000004	372		LH	R2, TNUM	get test number and convert
00000468	4E20 8ECA			000010CA	373		CVD	R2, DECNUM	
0000046C	D211 8EB4		000010B4	0000109E	374		MVC	PRT3, EDIT	
00000472 00000478	DE11 8EB4 D202 8E5I		000010B4	000010CA 000010C1	375 376		ED MVC	PRT3, DECNUM XCPTNUM(3), PRT3+13	fill in massage with test #
JUUUU4 / O	DEOL OEOL	OECI	0000105D	00001001	377		IVIV	ACT 11101/1 3/, FR13+13	fill in message with test #
0000047E	D207 8E7I	F 5010	0000107F	0000010	378 379		MVC	XCPNAME, OPNAME	fill in message with instruction
					3/3				

**OBJECT CODE** 

0000000 00000000

ADDR1

ADDR2

**STM** 

408 XCR15

409

DS

FD

ISMA Ver.	0. 7. 0 zvector- e6-2	20- NNPconve	ert (Zvecto	r E6 VRR-a)			05 Aug 2024 11: 02: 41 Page 1:
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				487 ************************************	Issue	HERCULES MESSAGE point R2 = return address	**************************************
00005D8 00005DC	4900 8508 07D2		00000708	492 MSG 493	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
00005DE	9002 8414		00000614	495	STM	RO, R2, MSGSAVE	Save registers
00005E2 00005E6 00005EA	4900 850A 47D0 83EE 4100 005F		0000070A 000005EE 0000005F	497 498 499	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
00005EE 00005F0 00005F2	1820 0620 4420 8420		00000620	501 MSGOK 502 503	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to 0/P buffer
00005F6 00005FA	4120 200A 4110 8426		0000000A 00000626	505 506	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
00005FE 0000602	83120008 4780 840E		0000060E	508 509	DC BZ	X' 83', X' 12', X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
0000606 0000608	1222 4780 840E		0000060E	510 511 512	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
000060C	0000			513 514	DC	Н' О'	CRASH for debugging purposes
000060E 0000612	9802 8414 07F2		00000614	516 MSGRET 517	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
0000614 0000620	00000000 00000000 D200 842F 1000	0000062F	00000000	519 MSGSAVE 520 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
0000626 000062F	D4E2C7D5 D6C8405C 40404040 40404040			522 MSGCMD 523 MSGMSG 524	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0. 7. 0 zvector- e6- 2	20- NNPconve	rt (Zvecto	r <b>E6 V</b>	RR-a)			05 Aug 2024 11: 02: 41 Page 14
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
								**************************************
00000690	00020001 80000000			530	E0JPSW	DC	OD' O' , X' 00020001	180000000', AD(0)
000006A0	B2B2 8490		00000690	532	ЕОЈ	LPSWE	EOJPSW	Normal completion
000006A8	00020001 80000000			534	FAI LPSW	DC	OD' O' , X' 00020001	180000000', AD(X'BAD')
000006B8	B2B2 84A8		000006A8	536	FAI LTEST			Abnormal termination
				538	*****			**********
				539 540	* * * * * * * * * *	<b>Worki</b> n *****	g Storage ********	**********
000006BC	0000000			542	CTLRO	DS	F	CRO
000006C0 000006C4	0000000			<b>543</b>		DS	F XL4' 00000000'	FPC before test
000006C8	FOROGORA AOEGGOAO			546 547		LTORG	, OLOLGWID VO.	Literals pool
000006D0 00006D8	E2D2C9D7 40E7C340 40404040 40404040 E5C3D5C6 40404040			548 549 550			=CL8' SKIP XC ' =CL8' ' =CL8' VCNF'	
000006E8 000006F0	E5C3D3C6 D5C84040 E5C3C6D5 40404040 E5C3D3C6 D5D34040			551 552 553			=CL8' VCLFNH' =CL8' VCFN' =CL8' VCLFNL'	
000006F8 000006FC 00000700 00000704	000038CC 00000008			554 555 556 557			=F' 4' =A(E6TESTS) =XL4' 00000008' =F' 1'	
0000704 00000708 0000070A 0000070C	0000 005F			558 559 560 561			=F 1 =H'0' =AL2(L'MSGMSG) =CL1'S'	
				562 563	*	some o	constants	
		00000400 00001000		564 565			1024 (4*K)	One KB Size of one page

LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
		00010000 00100000	00000001 00000001	566 K64 567 MB 568	EQU EQU	(64*K) (K*K)	64 KB 1 MB			
		AABBCCDD 000000DD	00000001 00000001	569 570 REG2PA	TT EQU W EQU	X' AABBCCDD' X' DD'	Polluted Reg (last byte a	gister pattern lbove)		

. 00	OD IDOM CORE	ADDD4	ADDDC	CIETA SET				
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
				637		*****	******	*************
				638			T DSECT	************
				639	****	****	* * * * * * * * * * * * *	· * * * * * * * * * * * * * * * * * * *
				641	<b>E6TEST</b>	DSECT		
000000	0000000				TSUB	DC	A(0)	pointer to test
00004	0000				TNUM	DC	H' 00'	Test Number
00006	00			644	WAGNED	DC	X' 00'	
00007	40				XCSKI P	DC	CL1' '	Y = skip cross check
00008	00			646 647		DC DC	HL1' 00' HL1' 00'	m3 used m4 used
00003 0000A	00			648		DC	X' 00'	expected FPC flags
0000B	00			649		DC	X' 00'	VXC expected
0000C	0000000			650	V2ADDR	DC	A(0)	address of v2: 16-byte packed decimal
000010	40404040 40404040				OPNAME	DC	CL8' '	E6 name
00018	00000000				RELEN	DC	A(0)	result length
0001C 00020	00000000 0000000 00000000			653 654	READDR	DC DS	A(0) FD	expected result address
00020	0000000 0000000				V10UTPUT		XL16	gap V1 Output
00028	0000000 0000000			656	V10011 01	DS	FD	gap
00040	00000000				FPC_R	DS	F	FPC after instruction
00048	00000000 00000000			658		DS	FD	gap
000050	40404040 40404040				SKIPXC	DC	CL8' '	was cross check skipped?
00058	00000000 00000000			660	VCOUTDUT	DS DS	FD XL16	gap
000060 000070	00000000 00000000 0000000 00000000			662	XCOUTPUT	DS DS	FD	Cross check Output
000078	0000000				FPC_XC	DS DS	F	gap FPC after cross check
000080	00000000 00000000			664	110_110	DS	FD	gap
000088	0000000			665		DS	F	debug area
00008C	0000000			666	WK2	DS	F	
000090				667	* *	DS	0F	
				668 669		test	routine wil	l be here (from VRR-a macro)
00111C		00000000	00003997	671 672	ZVE6TST	CSECT DS	, <b>0</b> F	
				674	*****	*****	*****	*************
				675	********	cros t	o help buil	d test tables
					*****	*****	********	d test tables  ***********************************
				678	*			
				679	* macro	to gen	erate indiv	ridual test
				680	*	M CD C		
				681		MACRO		OM OFFACE OVEC OCUTE
				682 683		vKK_A	alnol, and,	&M4, &FLAGS, &VXC, &SKIP &INST - VRR-a instruction under test
				684				&m3 - m3 field
				685	*			&m4 - m4 field
				686				&flags - expected FPC flags
				687	*			&VXC - expected VXC

SMA Ver.	0. 7. 0 zvector-e6-	20- NNPconve	ert (Zvecto	or E6	VRR-a)			05 Aug 2024 11: 02: 41 Page 19
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				688	*			&SKIP - S = skip cross check
				689		<b>GBLA</b>	&TNUM	3F 0
					&TNUM	<b>SETA</b>	&TNUM+1	
				691			0 TTD	
				692		DS	OFD	
				693 694		USING	*, <b>K</b> 5	base for test data and test routine
					T&TNUM	DC	A(X&TNUM)	address of test routine
				696		DC	H' &TNUM	test number
				697		DC	X' 00'	
				698		DC	CL1' &SKIP'	Y = skip cross check
				699		DC	HL1' &MB'	m3
				700		DC	HL1'&M4'	m4
					FLG&TNUM VXC&TNUM		X' &FLAGS' X' &VXC'	expected FPC flags expected VXC
					VAC&TNUM V2_&TNUM		A (RE&TNUM+16)	address of v2: 16-byte packed decimal
				704		DC	CL8' &INST'	instruction name
				705		DC	A(16)	result length
				706		DC	A(RE&TNUM)	address of expected resul
				707		DS	FD VI 16	gap V1 output
				708 709	V10&TNUM	DS DS	XL16 FD	
					FPC_R_&TI			gap FPC after instruction
				711	110_10_41	DS	FD	gap
				712		DC	CL8' '	was cross check skipped?
				713		DS	FD	gap
					XCO&TNUM		XL16	Cross check Output
				715 716	FPC_XC_&T	DS FNUM D	FD S F	gap FPC after cross check
				717	TTC_AC_Q	DS DS	FD	gap
				718		DS	F	debug area
				719		DS	F	
				720	*			
				721	* X&TNUM	DS	0F	
				723			FPCI NI T	initialize FPC
				724			TIOINII	Interurize IIO
				725		LGF	R2, V2_&TNUM	get v2
				726		VL	V22, O(R2)	
				727		OT NICTE	VOO VOO OND OND	test instruction (dest is server)
				728 729		WIN21	V22, V22, &MB, &M4	test instruction (dest is source)
				729		STFPC	FPC_R_&TNUM	save FPC
				731		VST	V22, V10&TNUM	save instruction result
				732				
				733		BR	R11	return
				734		DC	OE	avmosted 16 byte magylt
				735 736		DS DROP	OF R5	expected 16 byte result
				730		DIGI	IVJ	
				738		MEND		
				740	*			
				740 741		to con	orato table of mo	inters to individual tests
				741	IIMCTO (	to gen	erate cabre or po	THEELS TO THAT VIANAL LESUS

BR

DS

**R11** 

0F

return

expected 16 byte result

**866**+

867+RE2

000012A8

000012AC

**07FB** 

X' 00'

X' 00'

A(RE5+16)

expected FPC flags

address of v2: 16-byte packed decimal

expected VXC

DC

DC

DC

967+FLG5

968+VXC5

969+V2 5

0000148A

0000148B

0000148C

00

00

1019+FPC R 6

1020 +

DS

DS

F

FD

FPC after instruction

gap

00001598

000015A0

00000000

V22, V108

save instruction result

**VST** 

00001730

1123+

000017B2

E760 5028 080E

ASMA ver.	0. 7. 0 ZV	ector-eb-2	U- NNPCONVE	rt (Zvecto	r E6 VKK-a)			05 Aug 2024 11: 02: 41 Page 29
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI			
					1174	VRR A	VCNF, 0, 1, 00, 00, N	
000018B8					1175+	DS	OFD	
000018B8			000018B8		1176+	<b>USING</b>		base for test data and test routine
000018B8	00001948				1177+T10	DC	A(X10)	address of test routine
000018BC	000A				1178+	DC	H' 10'	test number
000018BE 000018BF	00 D5				1179+ 1180+	DC DC	X' 00' CL1' N'	Y = skip cross check
000018BP	00				1180+ 1181+	DC	HL1' 0'	m3
000018C1	01				1182+	DC	HL1' 1'	m4
000018C2	00				1183+FLG10	DC	X' 00'	expected FPC flags
000018C3	00				1184+VXC10	DC	X' 00'	expected VXC
000018C4	0000197C	40404040			1185+V2_10	DC	A(RE10+16)	address of v2: 16-byte packed decimal
000018C8 000018D0	E5C3D5C6 4	40404040			1186+ 1187+	DC DC	CL8' VCNF'	instruction name
000018D4	0000010 0000196C				1187+	DC	A(16) A(RE10)	result length address of expected resul
000018D8	00000000	00000000			1189+	DS		
000018E0	00000000				1190+V1010	DS	XL16	gap V1 output
000018E8	00000000	0000000						
000018F0	0000000	0000000			1191+	DS	FD	gap
000018F8	0000000	0000000			1192+FPC_R_10		F	FPC after instruction
$00001900 \\ 00001908$	00000000 40404040				1193+ 1194+	DS DC	FD CL8' '	gap was cross check ski pped?
00001908	00000000				1194+ 1195+	DS	FD	gap
00001918	00000000				1196+XC010	DS	XL16	Cross check Output
00001920	00000000	0000000						1
00001928	00000000	0000000			1197+	DS	FD	gap
00001930	0000000	0000000			1198+FPC_XC_10		F	FPC after cross check
00001938 00001940	00000000	0000000			1199+ 1200+	DS DS	FD	gap debug area
00001940	00000000				1201+	DS	F F	debug area
00001011					1202+*	20	-	
00001948					1203+X10	DS	0F	
00001948	B29D 84C4			000006C4	1204+		FPCINIT	initialize FPC
0000194C	E320 500C				1205+	LGF	R2, V2_10	get v2
00001952 00001958	E762 0000 E666 0001			00000000	1206+ 1207+	VL VCNF	V22, 0(R2) V22, V22, 0, 1	test instruction (dest is source)
0000195E	B29C 5040			000018F8	1208+		FPC_R_10	save FPC
00001962	E760 5028			000018E0	1209+	VST	$\overline{V22}, \overline{V1010}$	save instruction result
00001968	07FB				1210+	BR	R11	return
0000196C					1211+RE10	DS	OF	expected 16 byte result
0000196C 0000196C	0E000000	0000000			1212+ 1213	DROP DC	R5	00000000000000D800'
00001960	00000000				1210	DC	VEIO AEAAAAAAAAAA	υσοσοσοσοσοσοσοσοσοσοσοσοσοσοσοσοσοσοσο
00001374 0000197C	00010000				1214	DC	XL16' 000100000000	00000000000000F000'
00001984	00000000							
					1215			
					1216 * NAN, 1217	VPD A	VCNF, 0, 1, 00, 00, S	skip xcheck - includes NAN
00001990					1218+	DS	0FD	Skip Acheek Theruucs HAM
00001990			00001990		1219+	USING		base for test data and test routine
00001990	00001A20				1220+T11	DC	A(X11)	address of test routine
00001994	000B				1221+	DC	H' 11'	test number
00001996	00 E2				1222+	DC	X' 00'	V - skin oposa obsok
00001997 00001998	00				1223+ 1224+	DC DC	CL1' S' HL1' 0'	Y = skip cross check m3
00001338	01				1225+	DC	HL1' 1'	m4

1276+V1012

DS

**XL16** 

00001A90

00001A98

0000000 00000000

ASMA Ver. 0.7.0 zvector-e6-20-NNPconvert (Zvector E6 VRR-a)

ASNA Ver.	0. 7. 0 Zvector-eo-2	u- nnrconve	rt (Zvecto	r eo vrr-a)			05 Aug 2024 11: 02: 41 Page	31	
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001AA0	0000000 00000000			1277+	DS	FD	gap		
00001AA8	0000000			1278+FPC_R_12		F	FPC after instruction		
00001AB0	0000000 00000000			1279+	DS	FD	gap		
00001AB8	40404040 40404040			<b>1280</b> +	DC	CL8' '	was cross check skipped?		
00001AC0	0000000 0000000			1281+	DS	FD	gap		
00001AC8	00000000 00000000			1282+XC012	DS	XL16	Cross check Output		
00001AD0	00000000 00000000								
00001AD8	00000000 00000000			1283+	DS	FD	gap		
00001AE0	00000000			1284+FPC_XC_12		F	FPC after cross check		
00001AE8 00001AF0	00000000 00000000 0000000			1285+ 1286+	DS DS	FD F	gap		
00001AF0	0000000			1287+	DS DS	F	debug area		
OUOUTALA	0000000			1288+*	D.S	•			
00001AF8				1289+X12	DS	<b>0F</b>			
00001AF8	B29D 84C4		000006C4			FPCINIT	initialize FPC		
00001AFC	E320 500C 0014		00001A74	1291+	LGF	R2, V2_12	get v2		
00001B02	E762 0000 0806		0000000		VL	V22, O(R2)			
00001B08	E666 0000 1C55		00004440	1293+	VCNF	V22, V22, 1, 0	test instruction (dest is source)		
00001B0E	B29C 5040		00001AA8	1294+		FPC_R_12	save FPC		
00001B12	E760 5028 080E		00001A90		VST	V22, V1012	save instruction result		
00001B18 00001B1C	07FB			1296+ 1297+RE12	BR DS	R11 0F	return expected 16 byte result		
00001B1C				1298+	DROP	R5	expected to byte result		
00001B1C	0000000 00000000			1299	DC		000000000000000000000000' not checked		
00001B24	0000000 00000000								
00001B2C	00010000 00000000			1300	DC	XL16' 000100000000	00000000000000F000'		
00001B34	0000000 0000F000			1001					
				1301 1302 *					
				1302 * VCLFNH - VECTOR FP CONVERT AND LENGTHEN FROM NNP HIGH					
				1304 *		-			
				1305 * dlfloat -> short float (with cross check: short float -> dlfloat)					
				1306 *					
				1307 1308 * +0, -0 simple instruction and 'test' test					
				1309		VCLFNH, 2, 0, 00, 00, 1			
00001B40				1310+	DS	OFD	•		
00001B40		00001B40		1311+	<b>USING</b>		base for test data and test routine		
00001B40	00001BD0			1312+T13	DC	A(X13)	address of test routine		
00001B44	000D			1313+	DC	H' 13'	test number		
00001B46 00001B47	00 D5			1314+ 1315+	DC DC	X' 00'	Y = skip cross check		
00001B47	02			1315+ 1316+	DC DC	CL1' N' HL1' 2'	m3		
00001B49	00			1317+	DC DC	HL1' 0'	m4		
00001B4A	00			1318+FLG13	DC	X' 00'	expected FPC flags		
00001B4B	00			1319+VXC13	DC	X' 00'	expected VXC		
00001B4C	00001C04			1320+V2_13	DC	A(RE13+16)	address of v2: 16-byte packed decimal		
00001B50	E5C3D3C6 D5C84040			1321+	DC	CL8' VCLFNH'	instruction name		
00001B58 00001B5C	00000010 00001BF4			1322+ 1323+	DC DC	A(16) A(RE13)	result length address of expected resul		
00001B3C	00001014			1324+	DS	FD			
00001B68	0000000 0000000			1325+V1013	DS DS	XL16	gap V1 output		
00001B70	00000000 00000000				-		1		
00001B78	00000000 00000000			1326+	DS	FD	gap		
00001B80	00000000			1327+FPC_R_13		F	FPC after instruction		
00001B88	0000000 00000000			1328+	DS	FD	gap		

DS

F

1379 +

0000000

00001CA4

ASWA Ver.	0. 7. 0 zvector-e6-2	u- nnPconver	t (Zvector	r eo vkk-a)			05 Aug 2024 11: 02: 41 Page 33
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00001CA8				1380+* 1381+X14	DS	<b>0F</b>	
00001CA8 00001CAC	B29D 84C4 E320 500C 0014			1382+ 1383+	LFPC LGF	FPCINIT R2, V2_14	initialize FPC get v2
00001CB2 00001CB8 00001CBE	E762 0000 0806 E666 0000 2C56 B29C 5040		00001C58	1384+ 1385+ 1386+	VCLFNI STFPC	V22, 0(R2) H V22, V22, 2, 0 FPC_R_14	test instruction (dest is source) save FPC
00001CC2 00001CC8	E760 5028 080E 07FB		00001C40	1387+ 1388+	VST BR	V22, V1014 R11	save instruction result return
00001CCC 00001CCC				1389+RE14 1390+	DS	OF R5	expected 16 byte result
00001CCC 00001CD4	3F800000 BF800000 00000000 00000000			1391			0000000000000000000000
00001CDC 00001CE4	3E00BE00 00000000 0000000 00000000			1392	DC	XL16' 3E00BE000000	0000000000000000000000
				1393 1394 * +0.5, -	0.5		
00001CF0				1395 1396+		VCLFNH, 2, 0, 00, 00, 1 OFD	N
00001CF0 00001CF0	00001D80	00001CF0		1397+ 1398+T15	USI NG DC	*, <b>R</b> 5 A(X15)	base for test data and test routine address of test routine
00001CF4	000F 00			1399+ 1400+	DC	H' 15' X' 00'	test number
	D5 02			1401+ 1402+	DC	CL1' N' HL1' 2'	Y = skip cross check m3
00001CF9 00001CFA	00 00			1403+ 1404+FLG15		HL1' 0' X' 00'	m4
00001CFB	00			1405+VXC15	DC	X' 00'	expected FPC flags expected VXC
	00001DB4 E5C3D3C6 D5C84040			1406+V2_15 1407+	DC DC	A(RE15+16) CL8' VCLFNH'	address of v2: 16-byte packed decimal instruction name
00001D08 00001D0C	00000010 00001DA4			1408+ 1409+	DC DC	A(16) A(RE15)	result length address of expected resul
00001D10 00001D18	$\begin{array}{cccc} 00000000 & 00000000 \\ 00000000 & 00000000$			1410+ 1411+V1015	DS DS	FD XL16	gap V1 output
00001D20 00001D28	00000000 00000000 0000000 00000000			1412+	DS	FD	gap
00001D30 00001D38	00000000 00000000 00000000			1413+FPC_R_15 1414+	DS DS	F FD	FPC after instruction gap
00001D40 00001D48	40404040 40404040 00000000 00000000			1415+ 1416+	DC DS	CL8' ' FD	was cross check ski pped?
00001D50	00000000 00000000			1410+ 1417+XC015		XL16	gap Cross check Output
00001D58 00001D60	00000000 00000000 0000000 00000000			1418+	DS	FD	gap
00001D68 00001D70	00000000 00000000 00000000			1419+FPC_XC_15 1420+	DS	F FD	FPC after cross check
00001D78 00001D7C	0000000 0000000			1421+ 1422+	DS DS	F F	debug area
00001D80				1423+* 1424+X15		<b>OF</b>	
00001D80 00001D84	B29D 84C4 E320 500C 0014			1425+ 1426+	LFPC	FPCINIT R2, V2_15	initialize FPC get v2
00001D84 00001D8A 00001D90	E762 0000 0806			1427+	VL	V22, 0(R2) H V22, V22, 2, 0	
00001D96	E666 0000 2C56 B29C 5040			1428+ 1429+	STFPC	FPC_R_15	test instruction (dest is source) save FPC
	E760 5028 080E 07FB		00001D18	1430+ 1431+	VST BR	V22, V1015 R11	save instruction result return

ASIM VEI.	0.7.0 ZV	cccor co &	o- mai convei	C (ZVCCCO)	LO VIII a)			00 Aug 2024 11.02.41 1age 55
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI			
00001EA0					1482+	DS	OFD	
00001EA0			00001EA0		1483+	USING		base for test data and test routine
00001EA0	00001F30		UUUUILAU		1484+T17	DC	A(X17)	address of test routine
00001EA0	0001130				1485+	DC DC	H' 17'	test number
00001EA4	0011				1486+	DC DC	X' 00'	cest number
00001EA0	D5				1487+	DC	CL1' N'	V - skin opose obook
00001EA7	02				1487+ 1488+	DC DC	HL1' 2'	Y = skip cross check
00001EA8	00				1489+	DC DC	HL1' 0'	m3 m4
							X' 00'	
00001EAA	00				1490+FLG17	DC		expected FPC flags
00001EAB	00 00001E64				1491+VXC17		X' 00'	expected VXC
00001EAC	00001F64	DECO4040			1492+V2_17	DC	A(RE17+16)	address of v2: 16-byte packed decimal
00001EB0	E5C3D3C6	J3C84U4U			1493+	DC	CL8' VCLFNH'	instruction name
00001EB8	00000010				1494+	DC	A(16)	result length
00001EBC	00001F54	0000000			1495+	DC	A(RE17)	address of expected resul
00001EC0	00000000				1496+	DS	FD	gap V1 output
00001EC8	00000000				1497+V1017	DS	XL16	vi output
00001ED0	00000000				1400	DC	ED	
00001ED8	00000000	00000000			1498+	DS	FD	gap FPC after instruction
00001EE0	0000000	2000000			1499+FPC_R_17		F	
00001EE8	00000000				1500+	DS	FD	gap
00001EF0	40404040				1501+	DC	CL8' '	was cross check ski pped?
00001EF8	00000000				1502+	DS	FD	gap
00001F00	00000000				1503+XC017	DS	XL16	Cross check Output
00001F08	00000000				4704	D.C.		
00001F10	00000000	0000000			1504+	DS	FD	gap
00001F18	0000000				1505+FPC_XC_17		F	FPC after cross check
00001F20	00000000	0000000			1506+	DS	FD	, , gap
00001F28	0000000				1507+	DS	<u>F</u>	debug area
00001F2C	0000000				1508+	DS	F	
00004500					1509+*	D.C.	O.F.	
00001F30	DOOD OAGA			00000004	1510+X17	DS	OF	t to t It - EDG
00001F30	B29D 84C4	0044		000006C4	1511+		FPCINIT	initialize FPC
00001F34	E320 500C			00001EAC	1512+	LGF	R2, V2_17	get v2
00001F3A	E762 0000	0806		0000000		VL	V22, 0(R2)	
00001F40	E666 0000			00004550	1514+	VCLFNI	H V22, V22, 2, 0	test instruction (dest is source)
00001F46	B29C 5040			00001EE0	1515+		FPC_R_17	save FPC
00001F4A	E760 5028	080E		00001EC8			V22, V1017	save instruction result
00001F50	07FB				1517+	BR	R11	return
00001F54					1518+RE17	DS	OF	expected 16 byte result
00001F54	41700000	01700000			1519+		R5	200000000000000000000000000000000000000
00001F54	41700000				1520	DC	AL16 41700000C1700	00000000000000000000000
00001F5C					4 7 0 4	D.C.	WT 401 47 GOGT GOOOG	200000000000000000000000000000000000000
00001F64					1521	DC	XL16, 42C0C2C000000	00000000000000000000000
00001F6C	00000000	0000000			1700			
					1522	9A /7	(about)	
					1523 * +20/7,			NT
00001570					1524	VKK_A	VCLFNH, 2, 0, 00, 00, 1	<b>Y</b>
00001F78			00001770		1525+	DS	OFD * DE	hade for test data and test
00001F78	00009000		00001F78		1526+ 1527+T18	USING		base for test data and test routine
00001F78	00002008					DC	A(X18)	address of test routine
00001F7C	0012				1528+	DC DC	H' 18'	test number
00001F7E	00 D5				1529+	DC DC	X' 00'	V - skin oness shock
00001F7F	D5				1530+	DC	CL1' N'	Y = skip cross check
00001F80 00001F81	02 00				1531+ 1532+	DC DC	HL1' 2' HL1' 0'	m3 m4
00001F81 00001F82					1532+ 1533+FLG18	DC DC	X' 00'	expected FPC flags
OUUUIT OL	JU				1333+LF419	DC	A UU	expected fre frags

1584+V1019

DS

**XL16** 

00002078

00002080

0000000 00000000

ASMA ver.	0. 7. 0 zvector- e6- 2	U- NNPconve	rt (Zvecto	r E6 VKK-a)			05 Aug 2024 11: 02: 41 Page 37
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
00002088 00002090	00000000 00000000 00000000			1585+ 1586+FPC_R_19	DS DS	FD F	gap FPC after instruction
00002098 000020A0	00000000 00000000 40404040 40404040			1587+ 1588+	DS DC	FD CL8' '	gap was cross check skipped?
000020A8	0000000 00000000			1589+	DS	FD	gap
000020B0 000020B8	00000000 00000000 0000000 00000000			1590+XC019	DS	XL16	Cross check Output
000020C0	0000000 00000000			1591+	DS	FD	gap
000020C8 000020D0	00000000 00000000 00000000			1592+FPC_XC_19 1593+	9 DS DS	F FD	FPC after cross check
000020D8	00000000			1594+	DS	F	gap debug area
000020DC	00000000			1595+ 1596+*	DS	F	
000020E0				1597+X19	DS	<b>0F</b>	
000020E0	B29D 84C4		000006C4	1598+		FPCINIT	initialize FPC
000020E4 000020EA	E320 500C 0014 E762 0000 0806		0000205C 00000000	1599+ 1600+	LGF VL	R2, V2_19 V22, O(R2)	get v2
000020F0	E666 0000 2C56			1601+	VCLFNI	H V22, V22, 2, 0	test instruction (dest is source)
000020F6 000020FA	B29C 5040 E760 5028 080E		00002090 00002078	1602+ 1603+	VST	FPC_R_19 V22, V1019	save FPC save instruction result
00002100	07FB		000020.0	1604+	BR	R11	return
00002104 00002104				1605+RE19 1606+	DS DROP	OF R5	expected 16 byte result
00002104	47800000 000000000			1607	DC		0000000000000000000000
0000210C 00002114	00000000 00000000 5E000000 00000000			1608	DC	XI 16' 5F0000000000	000000000000000000000000
0000211C	00000000 00000000				ЪС	ALIO GLOGOGOGOGO	
				1609 1610 * max d	l float:	2^(33) - 2ul p	
				1611	VRR_A	VCLFNH, 2, 0, 00, 00,	N
00002128 00002128		00002128		1612+ 1613+	DS USING	0FD * R5	base for test data and test routine
00002128	000021B8	00002120		1614+T20	DC	A(X20)	address of test routine
0000212C 0000212E	0014 00			1615+ 1616+	DC DC	H' 20' X' 00'	test number
0000212E	D5			1617+	DC	CL1' N'	Y = skip cross check
00002130	02			1618+	DC DC	HL1' 2'	m3
00002131 00002132	00			1619+ 1620+FLG20	DC DC	HL1'0' X'00'	m4 expected FPC flags
00002133	00 000021EC			1621+VXC20	DC	X' 00'	expected VXC
00002134 00002138	000021EC E5C3D3C6 D5C84040			1622+V2_20 1623+	DC DC	A(RE20+16) CL8' VCLFNH'	address of v2: 16-byte packed decimal instruction name
00002140	00000010			1624+	DC	A(16)	result length
00002144 00002148	000021DC 00000000 00000000			1625+ 1626+	DC DS	A(RE20) FD	address of expected resul
00002150	00000000 00000000			1627+V1020	DS	XL16	gap V1 output
00002158 00002160	00000000 00000000 0000000 00000000			1628+	DS	FD	gap
00002168	0000000			1629+FPC_R_20	DS	FD F	FPC after instruction
00002170 00002178	00000000 00000000 40404040 40404040			1630+ 1631+	DS DC	FD CL8' '	gap was cross check skipped?
				1632+	DS DS	FD	gap
00002180	00000000 00000000						8"P
00002188	00000000 00000000			1632+ 1633+XC020	DS	XL16	Cross check Output
					DS DS		Cross check Output  gap FPC after cross check

1737

0000239C

000023A4

7FFF0000 FFFF0000

1841+FLG25

DC

X' 00'

0000256A

00

**m4** 

expected FPC flags

1942+FPC XC 27 DS

1943+

F

FD

FPC after cross check

gap

00002788

00002790

00000000

DC

DC

H' 31'

X' 00'

**CL1' S'** 

test number

Y = skip cross check

2095+

2096+

2097 +

00002A74

00002A76

00002A77

001F

00

**E2** 

2200+XC033

DS

**XL16** 

00002C80

0000000 00000000

Cross check Output

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			05 Aug 2024 11: 02: 41 Page 5
LUC	OBJECT CODE	ADDKI	ADDKZ				
				2354 2355 * +0, -0	) s	imple instruction a	and 'test' test
				2356	VRR_A	VCLFNL, 2, 0, 00, 00, 1	
0002F80		00000000		2357+	DS	OFD * DC	have Constant data and took months
0002F80 0002F80	00003010	00002F80		2358+ 2359+T37	USI NG DC	*, K5 A(X37)	base for test data and test routine address of test routine
0002F84	0025			2360+	DC	H' 37'	test number
0002F86	00			2361+	DC	X' 00'	v 1.
0002F87 0002F88	D5 02			2362+ 2363+	DC DC	CL1' N' HL1' 2'	Y = skip cross check m3
0002F89	00			2364+	DC	HL1' 0'	m4
0002F8A	00			2365+FLG37	DC	X' 00'	expected FPC flags
0002F8B 0002F8C	00 00003044			2366+VXC37 2367+V2_37	DC DC	X' 00' A(RE37+16)	expected VXC address of v2: 16-byte packed decimal
0002F90	E5C3D3C6 D5D34040	)		2368+	DC	CL8' VCLFNL'	instruction name
0002F98	00000010			2369+	DC	A(16)	result length
0002F9C 0002FA0	00003034 00000000 00000000	)		2370+ 2371+	DC DS	A(RE37) FD	address of expected resul
0002FA8	0000000 00000000	)		2372+V1037	DS	XL16	gap V1 output
0002FB0	00000000 00000000			0070.	DC	ED	-
0002FB8 0002FC0	00000000 00000000 0000000	J		2373+ 2374+FPC_R_37	DS DS	FD F	gap FPC after instruction
0002FC8	00000000 00000000	)		2375+	DS	FD	gap
0002FD0	40404040 40404040			2376+	DC	CL8' '	was cross check ski pped?
0002FD8 0002FE0	00000000 00000000 0000000 00000000			2377+ 2378+XC037	DS DS	FD XL16	gap Cross check Output
0002FE8	0000000 00000000	)					cross enech output
0002FF0	00000000 00000000	)		2379+	DS 27 DC	FD F	gap FPC after cross check
0002FF8 0003000	00000000 00000000 00000000	)		2380+FPC_XC_3 2381+	DS DS	FD	gap
0003008	0000000			2382+	DS	F F	debug area
000300C	00000000			2383+ 2384+*	DS	F	
0003010				2385+X37	DS	<b>0F</b>	
0003010	B29D 84C4		000006C4	2386+	LFPC	FPCINIT	initialize FPC
0003014 000301A	E320 500C 0014 E762 0000 0806		00002F8C 00000000	2387+ 2388+	LGF VL	R2, V2_37 V22, O(R2)	get v2
000301A 0003020	E666 0000 2C5E		0000000	2389+		L V22, V22, 2, 0	test instruction (dest is source)
0003026	B29C 5040		00002FC0	2390+	STFPC	FPC_R_37	save FPC
000302A 0003030	E760 5028 080E 07FB		00002FA8	2391+ 2392+	VST BR	V22, V1037 R11	save instruction result return
0003034	OTID			2393+RE37	DS	<b>OF</b>	expected 16 byte result
0003034	0000000 0000000	`		2394+	DROP	R5	200000000000000000000000000000000000000
0003034 000303C	00000000 80000000 0000000 00000000			2395	DC	XL16, 000000008000	000000000000000000000000
0003044	0000000 00000000	)		2396	DC	XL16' 0000000000000	0000000800000000000'
000304C	00008000 00000000	)		9907			
				2397 2398 * +1, -1			
				2399	VRR_A	VCLFNL, 2, 0, 00, 00, 1	N
0003058		00003058		2400+ 2401+	DS USING	0FD * <b>D</b> 5	hase for test data and test neutine
0003058 0003058	000030E8	<b>00003038</b>		2401+ 2402+T38	DC DC	*, K5 A(X38)	base for test data and test routine address of test routine
000305C	0026			2403+	DC	Н'38'	test number
000305E 000305F	00 D5			2404+ 2405+	DC DC	X' 00' CL1' N'	V - skin cross chock
UUUSUST	DO .			<b>~40</b> J+	שע	CLI N	Y = skip cross check

DS

A(RE39)

FD

address of expected resul

2456+

2457 +

0000314C

00003150

000031E4

ASMA Ver.	0. 7. 0 zvector-e6-20	)- NNPconve	rt (Zvecto	r E6 VRR-a)			05 Aug 2024 11: 02: 41 Page 54
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00003158 00003160	00000000 00000000 00000000 00000000			2458+V1039	DS	XL16	V1 output
00003168 00003170	00000000 00000000 00000000			2459+ 2460+FPC_R_39	DS DS	FD F	gap FPC after instruction
00003178	0000000 00000000			2461+	DS DS	FD	gap
00003180	40404040 40404040			2462+	DC	CL8' '	was cross check skipped?
00003188	0000000 00000000			2463+	DS	FD	gap
00003190	00000000 00000000			2464+XC039	DS	XL16	Cross check Output
00003198 000031A0	00000000 00000000 0000000 00000000			2465+	DS	FD	dan
000031A0	0000000			2466+FPC_XC_39		F	gap FPC after cross check
000031B0	0000000 00000000			2467+	DS	FD	gap
000031B8	00000000			2468+	DS	F F	debug area
000031BC	0000000			2469+ 2470+*	DS	F	
000031C0				2470+** 2471+X39	DS	<b>0F</b>	
000031C0	B29D 84C4		000006C4	2472+		FPCINIT	initialize FPC
000031C4	E320 500C 0014		0000313C	2473+	LGF	R2, V2_39	get v2
000031CA	E762 0000 0806		0000000	2474+	VL	V22, 0(R2)	
000031D0 000031D6	E666 0000 2C5E B29C 5040		00003170	2475+ 2476+		L V22, V22, 2, 0 FPC_R_39	test instruction (dest is source) save FPC
000031D0 000031DA	E760 5028 080E		00003170	2477+	VST	V22, V1039	save instruction result
000031E0	07FB		00000100	2478+	BR	R11	return
000031E4				2479+RE39	DS	0F	expected 16 byte result
000031E4	3F000000 BF000000			2480+	DROP	R5	000000000000000000000000000000000000000
000031E4 000031EC	0000000 00000000			2481	DC	VIIO SLOODOODLOOG	000000000000000000000000000000000000000
000031F4	0000000 00000000			2482	DC	XL16' 00000000000000	00003C00BC000000000'
000031FC	3C00BC00 00000000			2483 2484 * 1/64, -	1 /6/		
				2485	VRR_A	VCLFNL, 2, 0, 00, 00, N	V
00003208		00003208		2486+ 2487+	DS USING	0FD * D5	base for test data and test routine
00003208 00003208	00003298	00003208		2487+ 2488+T40	DC	A(X40)	address of test routine
0000320C				2489+	DC	H' 40'	test number
0000320E	00			2490+		X' 00'	
0000320F	D5			2491+	DC	CL1' N'	Y = skip cross check
$00003210 \\ 00003211$	02 00			2492+ 2493+	DC DC	HL1' 2' HL1' 0'	m3 m4
00003211	00			2494+FLG40	DC	X' 00'	expected FPC flags
00003213	00			2495+VXC40	DC	X' 00'	expected VXC
00003214	000032CC			2496+V2_40		A(RE40+16)	address of v2: 16-byte packed decimal
00003218 00003220	E5C3D3C6 D5D34040 00000010			2497+ 2498+	DC DC	CL8' VCLFNL' A(16)	instruction name result length
00003220	0000010 000032BC			2499+	DC DC	A(RE40)	address of expected resul
00003228	0000000 00000000			2500+	DS	FD	<b>-</b>
00003230	00000000 00000000			2501+V1040	DS	XL16	gap V1 output
00003238 00003240	00000000 00000000 0000000 00000000			2502+	nc	FD	gan
00003240	0000000			2502+ 2503+FPC_R_40	DS DS	FD F	gap FPC after instruction
00003250	00000000 00000000			2504+	DS	FD	gap
00003258	40404040 40404040			2505+	DC	CL8' '	was cross check skipped?
00003260 00003268	0000000 0000000				DS DS	FD XL16	gap Cross check Output
00003208	00000000 00000000 0000000 00000000			&JUI TACU4U	טט	AL10	of oss check output
000000000							

ASMA Ver. 0.7.0 zvector-e6-20-NNPconvert (Zvector E6 VRR-a)

ADDR1

ADDR2

000006C4

00003214

00000000

00003248

00003230

**STM** 

2508+

2510+

2511+

2512+

2515+

2516+

2517+

**2518**+

2519+

2520+

2521+

2523+

2524

2525

2522+RE40

2513+\* 2514+X40

2509+FPC\_XC\_40 DS

**OBJECT CODE** 

0000000 00000000

0000000 00000000

0000000

0000000

0000000

B29D 84C4

B29C 5040

00003370

000033A4

0000010

00003394

0000000

0000000

00000000

0000000

E5C3D3C6 D5D34040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

40404040 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

0029

00

**D5** 

02

00

00

00

07FB

E320 500C 0014

E762 0000 0806

E666 0000 2C5E

E760 5028 080E

3C800000 BC800000

0000000 00000000

0000000 00000000

3200B200 00000000

VRR\_A VCLFNL, 2, 0, 00, 00, N 2529+ DS **OFD** 2530+ USING \*, R5 A(X41) 2531+T41 DC

FD

F

F

F

0F

STFPC FPC R 40

**R11** 

0F

**R5** 

FD

F

FD CL8' '

F

**FPCINIT** 

VCLFNL V22, V22, 2, 0

R2, V2\_40

V22, 0(R2)

V22, V1040

get v2

return

address of test routine

address of expected resul

FPC after instruction

FPC after cross check

Cross check Output

was cross check skipped?

address of v2: 16-byte packed decimal

Y = skip cross check

expected FPC flags

instruction name

test number

expected VXC

result length

gap V1 output

**m**3

**m4** 

DS

DS

DS

DS

LFPC

LGF

**VST** 

BR

DS

DC

DC

**DROP** 

VL

FD

2532+ DC H' 41' 2533+ DC X' 00'

2534+ CL1' N' DC HL1'2' 2535+ DC HL1' 0' 2536+ DC

X' 00' 2537+FLG41 DC 2538+VXC41 DC X' 00' DC A(RE41+16) 2539+V2\_41

2540+ DC CL8' VCLFNL' 2541+ DC A(16)

2542+ DC A(RE41) 2543+ DS FD 2544+V1041 DS **XL16** 

2545+ DS 2546+FPC\_R\_41 DS

2547+ DS 2548+ DC 2549+ DS

FD 2550+XC041 DS **XL16** DS FD

2551+ 2552+FPC\_XC\_41 DS F FD 2553+ DS 2554+ DS F

2555+ 2556+\* 2557+X41 2558+

DS 0F LFPC FPCINIT LGF R2, V2\_41

initialize FPC get v2

debug area

00003370

00003370 00003374

L<sub>0</sub>C

00003278

00003280

00003288

00003290

00003294

00003298

00003298

0000329C

000032A2

000032A8

000032AE

000032B2

000032B8

000032BC

000032BC

000032BC

000032C4

000032CC

000032D4

000032E0

000032E0

000032E0

000032E4

000032E6

000032E7

000032E8

000032E9

000032EA

000032EB

000032EC

000032F0

000032F8

000032FC

00003300

00003308

00003310

00003318

00003320

00003328

00003330

00003338

00003340

00003348

00003350

00003358

00003360

00003368

0000336C

B29D 84C4 E320 500C 0014 000006C4 000032EC 2559+

DS

**DROP** 

DC

**R5** 

XL16' 4036C000C036C0000000000000000000000

2609+

2610

0000346C

0000346C

00003474

4036C000 C036C000

DC

A(RE45+16)

CL8' VCLFNL'

address of v2: 16-byte packed decimal

instruction name

2712+V2\_45

2713 +

0000364C

00003650

00003704

E5C3D3C6 D5D34040

CL8' '

was cross check skipped?

2764+

00003768

2815+\*

A Ver.	0. 7. 0 zvector-e6	- 20- NNPconve	ert (Zvecto	or E6 V	VRR-a)			05 Aug 2024 11: 02: 41 Page	63
.0C	OBJECT CODE	ADDR1	ADDR2	STM					
				2892	*****	*****	*********	*********	
				2893	*		er equates		
				2894	*****	* * * * * * *	************	**********	
		00000000	0000001	2896	RO	EQU	0		
		00000001	00000001	2897		EQU	1		
		00000002 00000003	00000001 00000001	2898 2899		EQU	2 3		
		0000004	0000001	2900	<b>R4</b>	EQU	4		
		00000005 00000006	00000001 00000001	2901 2902		EQU EQU	5 6		
		0000007	0000001	2903	<b>R</b> 7	EQU	7		
		00000008 00000009	00000001 00000001	2904 2905		EQU	<b>8</b> 9		
		00000003 0000000A	00000001	2906	R10	EQU	3 10		
		0000000B 0000000C	00000001 00000001	2907 2908		EQU	11		
		0000000C	00000001	2908		EQU EQU	12 13		
		000000E	0000001	2910	R14	EQU	14		
		000000F	0000001	2911	R15	EQU	15		
					*****			*********	
				2914 2915		Regi s	er equates ************	*********	
				2010					
		0000000	00000001	2917	FPRO	EQU	0		
		00000001	00000001	2918	FPR1	EQU	1		
		00000002 00000003	00000001 00000001	2919 2920		EQU EQU	2 3		
		0000004	0000001	2921	FPR4	EQU	4		
		00000005 00000006	00000001 00000001	2922 2923		EQU EQU	5 6		
		0000007	0000001	2924	FPR7	EQU	7		
		00000008 00000009	00000001 00000001	2925 2926		EQU EQU	<b>8</b> 9		
		000000A	0000001	2927	FPR10	EQU	10		
		0000000B 0000000C			FPR11 FPR12	EQU	11		
		0000000C			FPR12	E <b>Q</b> U E <b>Q</b> U	12 13		
		000000E			FPR14	EQU	14		
		000000F	00000001	2932	FPR15	EQU	15		
								*********	
				2935 2936	* * * * * * * * * * * * * * * * * * * *	Regis	er equates ***********	*********	
				2000					
						TOU	•		
		0000000	00000001	2938	VO.	EOH			
		0000000 0000001	$00000001 \\ 00000001$	2938 2939	V1	EQU EQU	0 1		
					V1 V2				

		- e6- 20- NNPc	•		ĺ							,	oo mug	2021	11.02.	41 Page	6
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	NCES											
EGI N	Ī	00000200	2	176	141	172	173	174									
ΓLRO	F	000006BC	4	542	186	187	188	189									
ECNUM	C	000010CA	16	627	373	375	382	<b>384</b>	389	391	418	420	427	429	434	436	
ONEXT	U	0000033E	1	264	258												
STEST STESTS	4 E	00000000 000038CC	144	641	235												
DIT	F X	000038CC 0000109E	4 18	2835 622	228 374	383	390	419	428	435							
NDTEST	II	0000109E	10	456	233	363	390	413	420	433							
)J	Ĭ	00000330 000006A0	4	532	221	459											
) JPSW	Ď	00000690	8	530	532	100											
AI LCONT	U	00000580	1	446													
AI LED	F	00001000	4	581	401	448	457										
AI LMSG	U	00000518	1	416	248	<b>250</b>	262										
AILPSW	D	000006A8	8	534	536												
AILTEST	Ī	000006B8	4	536	460	040	0.4.0										
B0001	F	00000298	8	205	209	210	212										
LG	X	0000000A	1	648	247												
LG1	X	0000112A	1	796													
LG10 LG11	X X	000018C2 0000199A	1	1183 1226													
LG12	X	0000199A 00001A72	1	1269													
LG12	X	00001A72	1	1318													
LG14	X	00001E4A	ī	1361													
LG15	X	00001CFA	1	1404													
LG16	X	00001DD2	1	1447													
LG17	X	00001EAA	1	1490													
LG18	X	00001F82	1	1533													
LG19	X	0000205A	1	1577													
LG2	X	00001202	1	839													
LG20	X	00002132	1	1620													
LG21 LG22	X	0000220A	I 1	1663													
LG23	X	000022E2	1	1706													
LG24	X	000023BA 00002492	1	1749 1798													
LG25	X	00002452 0000256A	1	1841													
LG26	X	00002642	1	1884													
LG27	X	0000271A	1	1927													
LG28	X	000027F2	ī	1970													
LG29	X	000028CA	1	2013													
LG3	X	000012DA	1	881													
LG30	X	000029A2	1	2056													
LG31	X	00002A7A	1	2100													
LG32	X	00002B52	1	2144													
LG33 LG34	X	00002C2A	1	2187 2230													
LG34 LG35	X	00002D02 00002DDA	1	2230 2273													
LG36	X	00002BB2	1	2316													
LG37	X	00002EB2	1	2365													
LG38	X	00003062	1	2408													
LG39	X	0000313A	ī	2451													
LG4	X	000013B2	1	924													
LG40	X	00003212	1	2494													
LG41	X	000032EA	1	2537													
LG42	X	000033C2	1	2580 2624													
LG43	X	0000349A															

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	ENCES									
PC R 6	<b>r</b>	00001598	4	1019	1035										
C_R_O C_R_7	F F	00001598	4 4	1019	1033										
C_R_8	F	00001748	4	1106	1122										
C_R_8 C_R_9	F	00001748	4	1149	1165										
C_XC	F	00001820	4	663	304	307	322	325	340	343	358	361			
C_XC_1	F	00001198	4	811	301	307	3~~	323	310	010	330	301			
C_XC_10	F	00001130	4	1198											
C_XC_11	F	00001000 00001A08	$\dot{4}$	1241											
C_XC_12	F	00001AE0	4	1284											
C_XC_13	$\overline{\mathbf{F}}$	00001BB8	4	1333											
C_XC_14	F	00001C90	4	1376											
PC_XC_15	F	00001D68	4	1419											
C_XC_16	F	00001E40	4	1462											
C_XC_17	F	00001F18	4	1505											
C_XC_18	<u><b>F</b></u>	00001FF0	4	1548											
C_XC_19	F	000020C8	4	1592											
C_XC_2	F	00001270	4	854											
C_XC_20	F	000021A0	4	1635											
PC_XC_21	F	00002278	4	1678											
PC_XC_22	F	00002350	4	1721											
PC_XC_23	F	00002428	4	1764											
C_XC_24	F	00002500	4	1813 1856											
C_XC_25 C_XC_26	F	000025D8 000026B0	4	1899											
C_XC_20 C_XC_27	F	00002080	4 4	1942											
C_XC_27 C_XC_28	F	00002788	4	1985											
C_XC_29	F	00002938	4	2028											
C_XC_3	F	00001348	$\dot{4}$	896											
C_XC_30	F	00002A10	$\overline{4}$	2071											
PC_XC_31	F	00002AE8	4	2115											
PC_XC_32	F	00002BC0	4	2159											
PC_XC_33	F	00002C98	4	2202											
PC_XC_34	F	00002D70	4	2245											
C_XC_35	F	00002E48	4	2288											
C_XC_36	F	00002F20	4	2331											
C_XC_37	<u>F</u>	00002FF8	4	2380											
C_XC_38	F	000030D0	4	2423											
PC_XC_39	F	000031A8	4	2466											
PC_XC_4	F	00001420	4	939											
PC_XC_40	r E	00003280	4	2509 2552											
PC_XC_41 PC_XC_42	r	00003358 00003430	4	2552 2595											
C_XC_42 C_XC_43	r F	00003430	4	2639											
C_XC_43 C_XC_44	F	000035E0	4	2682											
C_XC_44 C_XC_45	F	000033E0 000036B8	4	2725											
C_XC_46	F	00003790	4	2768											
C_XC_47	$ar{\mathbf{F}}$	00003868	$\overline{4}$	2811											
PC_XC_5	F	000014F8	4	982											
PC_XC_6	F	000015D0	4	1025											
PC_XC_7	F	000016A8	4	1068											
PC_XC_8	F	00001780	4	1112											
PC_XC_9	F	00001858	4	1155											
PRO	U	00000000	1	2917											
PR1	U	00000001	1	2918											
PR10	U	000000A	1	2927											

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
PR12	Ü	000000C	1	2929													
PR13	U	000000D	1	2930													
PR14	U	000000E	1	<b>2931</b>													
PR15	U	000000F	1	2932													
PR2	U	00000002	1	2919													
PR3	U	00000003	1	2920													
PR4	U	00000004	1	2921													
PR5	Ū	00000005	<u></u>	2922													
PR6	Ü	00000006	1	2923													
PR7	Ŭ	00000007	1	2924													
PR8	Ŭ	00000007	1	2925													
PR9	TI U	00000009	1	2926													
MAGE	1		1 47 4 4														
	1 TI	0000000	14744	0	FOF	500	507										
0.4	U	00000400	1	564	<b>565</b>	<b>566</b>	567										
64	U	00010000	Ţ	566	001	400											
3	Ü	00000008	1	646	381	426											
4	U	00000009	1	647	388	433											
В	U	00100000	1	567													
SG	I	000005D8	4	492	220	475											
SGCMD	C	00000626	9	<b>522</b>	<b>505</b>	<b>506</b>											
SGMSG	C	0000062F	95	<b>523</b>	499	<b>520</b>	497										
SGMVC	$\mathbf{I}$	00000620	6	<b>520</b>	<b>503</b>												
SGOK	I	000005EE	2	<b>501</b>	498												
SGRET	T	0000060E	4	516	509	512											
SGSAVE	F	00000614	$\bar{4}$	519	495	516											
EXTE6	Ū	000002EC	1	230	266	451											
PNAME	č	00000010	8	651	282	285	288	291	378	423							
AGE	Ŭ	0000100	1	5 <b>6</b> 5	202	200	200	201	370	120							
RT3	Č	00001000 000010B4	18	625	374	375	376	383	384	385	390	391	392	419	420	421	428
MI S	· ·	00001014	10	023						303	390	391	392	419	420	421	420
DOT TAIC	C	00001000	10	700	429	430	435	436	437								
RTLINE	C	00001008	13	590	600	440											
RTLNG	U	00000048	1	600	439												
RTMB	C	00001041	2	<b>595</b>	430												
RTM4	C	0000104D	2	<b>598</b>	437												
RTNAME	C	00001030	8	<b>593</b>	423												
RTNUM	C	00001015	3	591	421												
0	U	00000000	1	2896	135	186	189	209	211	212	213	218	237	238	395	400	401
					439	447	448	474	476	492	495	497	499	<b>501</b>	516		
1	U	0000001	1	2897	219	254	255	256	257	260	261	310	311	328	329	346	347
					364	<b>365</b>	396	440	457	458	<b>506</b>	<b>520</b>					
10	U	000000A	1	2906	174	183	184										
11	Ü	0000000B	1	2907	240	241	823	866	908	951	994	1037	1080	1124	1167	1210	1253
	·	OOOOOOD	-	2001	1296	1345	1388	1431	1474	1517	1560	1604	1647	1690	1733	1776	1825
					1868	1911	1954	1997	2040	2083	2127	2171	2214	2257	2300	2343	2392
					2435	2478	2521	2564	2607	2651	2694	2737	2780	2823	2000	2010	2002
12	U	000000C	1	2908	228	231	265	450	2007	≈001	<b>≈001</b>	2101	2100	2020			
13	Ü	0000000C	1	2909	~~0	~J1	۵00	700									
			1 1	2910													
14	U	000000E	1		0.40	975	077	205	200	010	200	001	944	240	200	207	204
15	U	000000F	1	2911	243	275	277	295	308	313	326	331	344	349	362	367	394
	**	0000000	_	0000	397	398	402	441	469	479	480	000	000	44~	440	40-	400
2	U	0000002	1	2898	220	372	373	380	381	382	387	388	389	417	418	425	426
					427	432	433	434	474	475	476	493	495	<b>501</b>	<b>502</b>	<b>503</b>	<b>505</b>
					511	516	517	818	819	861	862	903	904	946	947	989	990
					1032	1033	1075	1076	1119	1120	1162	1163	1205	1206	1248	1249	1291
					1292	1340	1341	1383	1384	1426	1427	1469	1470	1512	1513	1555	1556
					1599	1600	1642	1643	1685	1686	1728	1729	1771	1772	1820	1821	1863

ASMA Ver. 0.7.0	zvector	- e6- 20- NNPc	onvert (Zve	ector E	E6 VRR-	a)							05 Aug	2024	11: 02:	41 Pa	ge	69
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
R3	U	00000003	1	2899	1864 2166 2431 2732	1906 2167 2473 2733	1907 2209 2474 2775	1949 2210 2516 2776	1950 2252 2517 2818	1992 2253 2559 2819	1993 2295 2560	2035 2296 2602	2036 2338 2603	2078 2339 2646	2079 2387 2647	2122 2388 2689	2123 2430 2690	
R4	Ü	00000003	1	2900														
R5	Ü	00000005	1	2901	231 960	232 996	235 1003	470 1039	478 1046	789 1082	825 1090	832 1126	868 1133	874 1169	910 1176	917 1212	953 1219	
					1255 1526	1262 1562	1298 1570	1311 1606	1347 1613	1354 1649	1390 1656	1397 1692	1433 1699	1440 1735	1476 1742	1483 1778	1519 1791	
					1827 2093 2394	1834 2129 2401	1870 2137 2437	1877 2173 2444	1913 2180 2480	1920 2216 2487	1956 2223 2523	1963 2259 2530	1999 2266 2566	2006 2302 2573	2042 2309 2609	2049 2345 2617	2085 2358 2653	
R6	U	0000006	1	2902	2660	2696	2703	2739	2746	2782	2789	2825						
R7	U	0000007	1	2903														
R8	U	8000000	1	2904	172	176	177	178	180									
R9 RE1	U F	00000009 000011D4	4	2905 824	173 798	180 801	181	183										
RE10	F	00001121 0000196C	$\overline{4}$	1211	1185	1188												
RE11	F	00001A44	4	1254	1228	1231												
RE12	F	00001B1C	4	1297	1271	1274												
RE13 RE14	r F	00001BF4 00001CCC	4	1346 1389	1320 1363	1323 1366												
RE15	F	00001CCC	4	1432	1406	1409												
RE16	F	00001E7C	$\overline{4}$	1475	1449	1452												
RE17	F	00001F54	4	1518	1492	1495												
RE18	F	0000202C	4	1561	1535	1538												
RE19 RE2	F	00002104 000012AC	4	1605 867	1579 841	1582 844												
RE20	F	000012AC 000021DC	4	1648	1622	1625												
RE21	F	000022B4	4	1691	1665	1668												
RE22	F	0000238C	4	1734	1708	1711												
RE23	F	00002464 0000253C	4	1777 1826	1751 1800	1754												
RE24 RE25	F F	00002530	4	1869	1843	1803 1846												
RE26	F	00002614 000026EC	4	1912	1886	1889												
RE27	F	000027C4	4	1955	1929	1932												
RE28	F	0000289C	4	1998	1972	1975												
RE29 RE3	F	00002974	4	2041 909	2015 883	2018 886												
RE30	F	00001384 00002A4C	4	2084	2058	2061												
RE31	F	00002R4C	4	2128	2102	2105												
RE32	F	00002BFC	4	2172	2146	2149												
RE33	F	00002CD4	4	2215	2189	2192												
RE34	F E	00002DAC	4	2258 2301	2232 2275	2235 2278												
RE35 RE36	F	00002E84 00002F5C	4	2344	2318	2321												
RE37	F	00002136	4	2393	2367	2370												
RE38	F	0000310C	4	2436	2410	2413												
RE39	F	000031E4	4	2479	2453	2456												
RE4 RE40	F	0000145C	4	952 2522	926 2406	929												
RE40 RE41	r F	000032BC 00003394	4	2522 2565	2496 2539	2499 2542												
RE42	F	00003394 0000346C	4	2608	2582	2585												
RE43	F	00003544	4	2652	2626	2629												


SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	NCES					
E44	F	0000361C	4	2695		2672					
E45	F	000036F4	4	2738		2715					
E46	F	000037CC	4	2781		2758					
E47	F	000038A4	4	2824		2801					
E5	F	00001534	4	995	969	972					
E6	F	0000160C	4	1038		1015					
E7	F	000016E4	4	1081		1058					
E8	F	000017BC	4	1125		1102					
E9	F	00001894	4	1168		1145					
EADDR ECOLOW	A	0000001C	4	653	<b>260</b>						
EG2LOW	U	000000DD	1	571							
EG2PATT	U	AABBCCDD	1	570							
ELEN DTDUGAV	A	00000018	4	652	474	17G					
PTDWSAV PTERROR	D	000005C8 0000059E	8	485 469	474 397	476 441					
PTERKUK PTSAVE	F	0000059E	4	469 482	397 <b>469</b>	441 479					
PTSVR5	F F	000005BC	4	482 483	469 470	479 478					
KI PXC	C	0000050	8	659	273	281	294				
KL0001	U	0000005F	0	202	218	۵01	€34				
KT0001	Č	000003F 0000022A	26	199	202	219					
VOLDPSW	U	00000224	0	137	202	219					
voldesw 1	A	00000140	4	790	2838						
10		00001120 000018B8	_	1177	2847						
11	A	00001888	4	1220	2848						
12	A	00001990 00001A68	4 4	1263	2849						
13	A A	00001A08	4	1312	2850						
14	A	00001B40 00001C18	4	1355	2851						
15	A	00001C18	4	1398	2852						
16	Ä	00001CF0	4	1441	2853						
17	A	00001EA0	4	1484	2854						
18	Ä	00001EA0	4	1527	2855						
19	Ä	00001170	4	1571	2856						
2	A	00002050 000011F8	4	833	2839						
$\tilde{2}0$	Ä	00002128	4	1614	2857						
21	A	00002120	4	1657	2858						
22	A	000022D8	4	1700	2859						
23	Ä	000023B0	$\dot{\tilde{4}}$	1743	2860						
24	Ä	00002488	$\overline{4}$	1792	2861						
25	Ā	00002560	4	1835	2862						
26	Ā	00002638	4	1878	2863						
27	Ā	00002710	4	1921	2864						
28	Ā	000027E8	$\hat{4}$	1964	2865						
29	Ā	000028C0	4	2007	2866						
3	Ā	000012D0	$\hat{4}$	875	2840						
30	A	00002998	4	2050	2867						
31	A	00002A70	$ar{4}$	2094	2868						
32	A	00002B48	4	2138	2869						
33	A	00002C20	4	2181	2870						
34	A	00002CF8	4	2224	2871						
35	A	00002DD0	4	2267	2872						
36	A	00002EA8	4	2310	2873						
37	A	00002F80	$\bar{4}$	2359	2874						
38	A	00003058	$ar{4}$	2402	2875						
39	A	00003130	$\bar{4}$	2445	2876						
4	Ā	000013A8	$\bar{4}$	918	2841						
40	Ā	00003208	4	2488	2877						

SYMB0L	TYPE	VALUE	LENGTH	<b>DEFN</b>	REFERE	NCES								
	_													
1	A	000032E0	4	2531 2574	2878									
2	A	000033B8	4	2574	2879									
<b>3</b> <b>4</b>	A	00003490 00003568	4	2618 2661	2880 2881									
<del>4</del> 5	A	00003640	4	2704	2882									
5 6	A A	00003718	4	2747	2883									
7	A A	00003718 000037F0	4	2790	2884									
•	A	00003710	4	961	2842									
	A	00001480	4	1004	2843									
	Δ	00001338	4	1047	2844									
	Δ	00001030	4	1047	2845									
	A	00001700 000017E0	4	1134	2846									
STING	F	00001720	4	582	238									
UM	Ĥ	00000004	2	643	237	372	417							
UB	Ā	00000000	4	642	240	012	11,							
ABLE	F	000038CC	4	2837	~ 10									
	Ū	00000000	1	2938										
	Ŭ	00000001	1	2939										
0	Ŭ	000000A	1	2948										
Ĭ	Ü	0000000B	<u>1</u>	2949										
2	Ŭ	000000C	1	2950										
3	Ū	000000D	$\bar{1}$	2951										
4	Ū	000000E	1	2952										
5	U	000000F	1	2953	303	305	321	323	339	341	357	359		
6	U	0000010	1	2954	302	303	320	321	338	339	356	357		
7	U	00000011	1	2955										
8	U	00000012	1	2956										
9	U	0000013	1	2957										
FUDGE	X	000010EA	16	633										
INPUT	X	000010FA	16	634										
01	X	00001148	16	803	822									
010	X	000018E0	16	1190	1209									
011	X	000019B8	16											
012	X	00001A90	16	1276	1295									
013	X	00001B68	16	1325	1344									
014	X	00001C40	16	1368	1387									
015	X	00001D18	16	1411	1430									
016	X	00001DF0	16	1454	1473									
017	X	00001EC8	16	1497	1516									
018	X	00001FA0	16	1540	1559									
019	X	00002078	16	1584	1603									
02	X	00001220	16	846	865									
020	X	00002150	16	1627	1646									
021	X	00002228	16	1670	1689									
022	X	00002300	16	1713	1732									
023	X	000023D8	16	1756	1775									
024	X	000024B0	16	1805	1824									
025	X	00002588	16	1848	1867									
026	X	00002660	16	1891	1910									
027	X V	00002738	16	1934	1953									
028	X	00002810	16	1977	1996									
029	X	000028E8	16	2020	2039									
03	X V	000012F8	16	888	907									
030 031	X X	00002900	16	2063 2107	2082									
USI	X	00002A98	16	2107	2126									

SYMBOL	ТҮРЕ	- e6- 20- NNPc VALUE	LENGTH	DEFN	REFERE	NCFC									11: 02:		age	•
						NCES												
.033	X	00002C48	16	2194	2213													
034 035	X	00002D20 00002DF8	16 16	2237 2280	2256 2299													
036	X X	00002DF8	16	2323	2342													
037	X	00002ED0	16	2372	2391													
038	X	00003080	16	2415	2434													
039	X	00003158	16	2458	2477													
04	X	000013D0	16	931	950													
.040	X	00003230	16	2501	2520													
041	X	00003308	16	2544	2563													
042	X	000033E0	16	2587	2606													
043 044	X	000034B8 00003590	16 16	2631 2674	2650 2693													
045	X X	00003390	16	2717	2093 2736													
046	X	00003740	16	2760	2779													
047	X	00003710	16	2803	2822													
05	X	000014A8	16	974	993													
06	X	00001580	16	1017	1036													
07	X	00001658	16	1060	1079													
.08	X	00001730	16	1104	1123													
09	X	00001808	16	1147	1166	000	000	000	050									
OUTPUT	X	00000028	16	655	261	302	320	338	356									
; <b>0</b>	U	00000002 00000014	1 1	2940 2958														
1	Ü	00000014	1 1	2959														
2	Ŭ	00000013	1	2960	819	820	822	862	863	865	904	905	907	947	948	950	990	n
. <b>~</b>	· ·	0000010	-	2000	991	993	1033	1034	1036	1076	1077	1079	1120	1121	1123	1163	1164	
						1206	1207	1209	1249	1250	1252	1292	1293	1295	1341	1342	1344	
						1385	1387	1427	1428	1430	1470	1471	1473	1513	1514	1516	1556	
						1559	1600	1601	1603	1643	1644	1646	1686	1687	1689	1729	1730	
						1772	1773	1775	1821	1822	1824	1864	1865	1867	1907	1908	1910	
						1951	1953	1993	1994	1996	2036	2037	2039	2079	2080	2082	2123	
						2126 2339	2167 2340	2168 2342	2170 2388	2210 2389	2211 2391	2213 2431	2253 2432	2254 2434	2256 2474	2296 2475	2297 2477	
						2518	2520	2560	2561	2563	2603	2604	2606	2647	2648	2650	2690	
						2693	2733	2734	2736	2776	2777	2779	2819	2820	2822	2000	2000	,
23	U	0000017	1	2961	2002	2000	2.00	2.01	2.00	2	2	2	2010	2020				
24	U	0000018	1	2962														
25	U	0000019	1	2963														
26	U	0000001A	1	2964														
27	U	0000001B	1	2965														
28	U	0000001C	<u> </u>	2966														
9 ADDR	U A	0000001D 000000C	1	2967 650	310	328	346	364										
2_1	A	000000C	4	798	818	JAU	J40	JU4										
2_10	Ä	0000112C 000018C4	4	1185	1205													
	Ā	0000199C	$ar{4}$	1228	1248													
_12	A	00001A74	4	1271	1291													
2_13	A	00001B4C	4	1320	1340													
2_14	A	00001C24	4	1363	1383													
2_15	A	00001CFC	4	1406	1426													
2_16	A	00001DD4	4	1449 1492	1469 1512													
2_17 2_18	A A	00001EAC 00001F84	4	1492 1535	1512 1555													
2_18 2_19	A A	00001F84 0000205C	4	1535 1579	1555 1599													
. 19																		

			onvert (Zve		,	05 Aug 202	4 11: 02: 41	rage	7
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES				
_20	A	00002134	4	1622	1642				
_21	A	0000220C	4	1665	1685				
_22	A	000022E4	4	1708	1728				
_23	A	000023BC	4	1751	1771				
_24	A	00002494	4	1800	1820				
_25	A	0000256C	4	1843	1863				
_26	A	00002644	4	1886	1906				
_27	A	0000271C	4	1929	1949				
_28	A	000027F4	4	1972	1992				
_29	A	000028CC	4	2015	2035				
_3	A	000012DC	4	883	903				
_30	A	000029A4	4	2058	2078				
_31	A	00002A7C	4	2102	2122				
_32	A	00002B54	4	2146	2166				
_33	A	00002C2C 00002D04	4	2189 2232	2209 2252				
_34	A	00002D04 00002DDC	4 4	2232 2275	2252 2295				
_35 _26	A	00002DDC	4	2318	2338				
_36 _37	A A	00002EB4 00002F8C	4	2367	2387				
_3 <i>7</i> _3 <b>8</b>	A A	00002180	4	2410	2430				
_38 _39	A A	00003004 0000313C	4	2453	2473				
_39 _4	A A	0000313C 000013B4	4	926	946				
_ <b>4</b> 0	Ä	00001314	4	2496	2516				
_40 _41	A	00003214 000032EC	4	2539	2559				
_42	Ä	000032EC	4	2582	2602				
_42 _43	A	00003349C	4	2626	2646				
_44	Ä	00003574	4	2669	2689				
	Ā	0000364C	$ar{4}$	2712	2732				
	Ā	00003724	$\bar{4}$	2755	2775				
47	A	000037FC	4	2798	2818				
_5	A	0000148C	4	969	989				
<b>_6</b>	A	00001564	4	1012	1032				
_7	A	0000163C	4	1055	1075				
_8	A	00001714	4	1099	1119				
_9	A	000017EC	4	1142	1162				
	U	0000003	1	2941					
0	U	000001E	1	2968					
1	U	0000001F	1	2969					
	ัก	00000004	1	2942					
	U	00000005	1	2943					
	U	00000006	1	2944					
	U	00000007	1	2945					
	U	00000008	1	2946					
	U	00000009	1	2947	940				
C C1	X	0000000B	1 1	649	249				
C1 C10	X X	0000112B 000018C3	1	797 1184					
C11	X	000018C3	1 1	1227					
C12	X	0000199B 00001A73	1 1	1270					
C12 C13	X	00001A73	1	1319					
C14	X	00001B4B 00001C23	1	1362					
C14 C15	X	00001C23	1	1405					
C16	X	00001CFB	1	1448					
C17	X	00001BB3	1	1491					
C18	X	00001EAB	1	1534					
C19	X	00001103 0000205B	i	1578					

		) zvect REFEREN												00 1148	, ~~~	11: 02: 41	1 480	77
HECK TABLE	86 744	195 2836		070	047	272	4004	4044	1000	4404	1171	4047	4000	4000	1050	1005	1.100	1 101
R_A	682	787 1524 2264	830 1568 2307	872 1611 2356	915 1654 2399	958 1697 2442	1001 1740 2485	1044 1789 2528	1088 1832 2571	1131 1875 2615	1174 1918 2658	1217 1961 2701	1260 2004 2744	1309 2047 2787	1352 2091	1395 2135	1438 2178	1481 2221



ASMA Ver. 0.7.0 zvector-e6-20	D-NNPconvert (Zvector E6 VRR-a)	05 Aug 2024 11: 02: 41	Page 79	
STMT	FILE NAME			
1 /home/tn529/sharedvfp/te	ests/zvector-e6-20-NNPconvert.asm			
** NO ERRORS FOUND **				
NO ERRORS FOUND				