ASMA Ver.	0. 7. 0 zvector-e6-	20- NNPconve	ert (Zvect	or E6 VRR-c)	05 Aug 2024 11: 02: 53 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMI	
				2 *****	*****************
				3 * 4 *	EXPERIMENTAL pending further PoP definition
				5 * 6 *	Zvector E6 instruction tests for VRR-c encoded:
				7 *	
				8 * 9 *	E675 VCRNF - VECTOR FP CONVERT AND ROUND TO NNP
				10 * 11 *	and partial testing of
				12 *	E656 VCLFNH - VECTOR FP CONVERT AND LENGTHEN FROM NNP HIGH
				13 * 14 *	E65E VCLFNL - VECTOR FP CONVERT AND LENGTHEN FROM NNP LOW
				15 * 16 *	during cross check tests for VCRNF
				17 * 18 ******	James Wekel August 2024 ***********************************
				10	

				21 * 22 *	basic instruction tests
				23 * 24 *****	************
				25 * Thi s	program tests EXPERIMENTAL functioning of the z/arch E6 VRR-c
				26 * Neur 27 * Thes	al-network-processing-assist facility vector instructions. e test are EXPERIMENTAL pending further PoP definition of
					data-type-1.
				30 * If r	equested and if VXC == 0 after test instruction execution,
				32 * of t	oss check test is performed. A cross check uses the result he instruction test to recreate the test source.
				33 * 34 * Exce	ptions (including trapable IEEE exceptions) are not tested.
				35 *	SE NOTE that the tests are very SIMPLE TESTS designed to catch
				37 * obvi	ous coding errors. None of the tests are thorough. They are designed to test all aspects of any of the instructions.
				39 *	
				40 ****** 41 *	******************
					stcase zvector-e6-21-VCRNF
				44 * *	EXPERIMENTAL pending further PoP definition
				45 * * 46 * *	Zvector E6 instruction tests for VRR-c encoded:
				47 * * 48 * *	E675 VCRNF - VECTOR FP CONVERT AND ROUND TO NNP
				49 * * 50 * *	#
				51 * *	# This tests only the basic function of the instruction.
				52 * * 53 * *	# Exceptions are NOT tested. #
				54 * *	nsi ze 2
				56 * num	

SMA Ver.	0.7.0 zvector-e6-2	20- NNPconve	rt (Zvecto	r E6 VRR-c)			05 Aug 2024 11: 02: 53 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				125 ******* 126 * 127 ******	****** Low co	**************************************	************
0000000		00000000 00000000	00001DFF	129 ZVE6TST 130 131	START USING	0 ZVE6TST, R0	Low core addressability
		00000140	00000000		EQU	ZVE6TST+X' 140'	z/Arch Supervisor call old PSW
	00000001 80000000 00000000 00000200	0000000	000001A0	134 135 136	ORG DC DC	ZVE6TST+X' 1A0' X' 0000000180000000' AD(BEGIN)	z/Architecure RESTART PSW
	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	138 139 140	ORG DC DC	ZVE6TST+X' 1D0' X' 0002000180000000' AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW
00001E0		000001E0	00000200	142	ORG	ZVE6TST+X' 200'	Start of actual test program

00000200 00001200 00001200 168 USING BEGIN+4096, R9 SECOND Base Register 00000200 0580 170 USING BEGIN+8192, R10 THIRD Base Register 00000202 0680 171 BEGIN BALR R8, 0 Initalize FIRST base register 000000204 0680 172 BCTR R8, 0 Initalize FIRST base register 000000204 0680 173 BCTR R8, 0 Initalize FIRST base register 000000204 4190 8800 0000800 175 LA R9, 2048(, R8) Initalize SECOND base register 000000204 4190 9800 00000800 176 LA R9, 2048(, R9) Initalize SECOND base register 00000214 4100 8800 00000800 178 LA R10, 2048(, R9) Initalize THIRD base register 00000212 4100 8800 00000800 179 LA R10, 2048(, R9) Initalize THIRD base register 00000214 9604 8425 00000624 181 STCTL R0, R0, CTLR0 Store CR0 to enable AFP 000000212 9602 8425 00000625 182 01 CTLR0+1, X'04' Turn on AFP bit 000000212 9602 8425 00000625 183 01 CTLR0+1, X'04' Turn on AFP bit 000000212 9602 8425 00000625 183 01 CTLR0+1, X'04' Turn on AFP bit 000000222 B700 8424 00000624 184 LCTL R0, R0, CTLR0 Reload updated CR0 185 188 *******************************	ASMA Ver.	0. 7. 0 zvector- e6- 2	20- NNPconve	rt (Zvector	E6 VRR-c)			05 Aug 2024 11: 02: 53 Page	5
145	LOC	OBJECT CODE	ADDR1	ADDR2	STMF				
146						*****	*****	********	
148					140 *	4. 4. 4. 4. 4. 4.			
148					140	*****	**************************************	program reserr *********************************	
149 Architecture Mode: z/Arch Secondary Subroutine call Secondary Subroutine									
151 152 80 (work) 153 81 4 (work) 153 81 4 (work) 153 81 4 (work) 154 85 87 (work) 156 85 87 (work) 157 80 156 85 87 (work) 158 157 80 158 158 157 80 158 158 159 811 158 158 159 811 158 158 159 811 158 158 159						tectur	e Mode: z/Arch		
152						ter Us	age:		
153							• •		
154									
155 * R6 R7 Work 156 * R8 First base register 157 * R9 Second base register 158 * R10 159 * R11 E5fEST call return 169 * R13 Work 169 * R15 E5fEST call return 160 * R15						•		current test hase	
156								current test base	
157						`			
159						S	econd base register		
160 * R12						T	hird base register		
161 * R13									
162 * R14 Subroutine call or work 163 * R15 Secondary Subroutine call or work 164 164 165 16									
163 * R15 Secondary Subroutine call or work 164 * 165 * 16									
165					163 * R15			all or work	
00000200									
00000200 0000200 00002200 168 USING BEGIN-4096, R9 SECOND Base Register 00000200 0000200 170 THIK Base Register 00000202 0680 170 BEGIN 810. R8, 0 Initalize FIRST base register 00000202 0680 172 BCTR R8, 0 Initalize FIRST base register 173 BCTR R8, 0 Initalize FIRST base register 174 BCTR R8, 0 Initalize FIRST base register 175 LA R9, 2048(, R8) Initalize SECOND base register 176 LA R9, 2048(, R9) Initalize SECOND base register 177 BCTR R8, 0 Initalize FIRST base register 177 BCTR R8, 0 Initalize FIRST base register 178 BCTR R8, 0 Initalize FIRST base register 179 BCTR R8, 0 Initalize FIRST base reg					165 ******	****	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	
00000200 0000200 00002200 168 USING BEGIN-4096, R9 SECOND Base Register 00000200 0000200 170 THIK Base Register 00000202 0680 170 BEGIN 810. R8, 0 Initalize FIRST base register 00000202 0680 172 BCTR R8, 0 Initalize FIRST base register 173 BCTR R8, 0 Initalize FIRST base register 174 BCTR R8, 0 Initalize FIRST base register 175 LA R9, 2048(, R8) Initalize SECOND base register 176 LA R9, 2048(, R9) Initalize SECOND base register 177 BCTR R8, 0 Initalize FIRST base register 177 BCTR R8, 0 Initalize FIRST base register 178 BCTR R8, 0 Initalize FIRST base register 179 BCTR R8, 0 Initalize FIRST base reg	00000200		00000200					FIRST Base Register	
170									
00000200 0580	00000200		00002200			USING	BEG1N+8192, R10	THIRD Base Register	
00000202	00000200	0580				RATR	RS O	Initalize FIRST hase register	
00000204 0680	00000202							Initalize FIRST base register	
00000206 4190 8800 00000800 175 LA R9, 2048(, R8) Initalize SECOND base register 00000207 4190 9800 00000800 176 LA R9, 2048(, R9) Initalize SECOND base register 00000208 41A0 9800 00000800 178 LA R10, 2048(, R9) Initalize THIRD base register 00000212 41A0 A800 00000800 179 LA R10, 2048(, R10) Initalize THIRD base register 00000216 B600 8424 00000624 181 STCTL R0, R0, CTLR0 Store CR0 to enable AFP 00000217 9604 8425 00000625 182 01 CTLR0+1, Y 04' Turn on AFP bit 00000218 9602 8425 00000625 183 01 CTLR0+1, Y 02' Turn on Vector bit 00000222 B700 8424 00000624 184 LCTL R0, R0, CTLR0 Reload updated CR0 185	00000204	0680						Initalize FIRST base register	
0000020A 4190 9800	0000000	4400 0000		0000000		T A	PO 0040(PO)	T GEGOVE I	
177									
00000212 41A0 9800	UUUUULUA	4190 9800		0000000		LA	N9, 2040(, N9)	Till callize Second base legister	
180	0000020E	41A0 9800		0080000		LA	R10, 2048(, R9)	Initalize THIRD base register	
0000021A 9604 8425 00000625 182 01 CTLR0+1, X'04' Turn on AFP bit 0000021E 9602 8425 00000625 183 0I CTLR0+1, X'02' Turn on Vector bit 0000022E B700 8424 00000624 184 LCTL R0, R0, CTLR0 Reload updated CR0 185 186 ************************************	00000212	41A0 A800		00000800		LA	R10, 2048(, R10)	Initalize THIRD base register	
0000021A 9604 8425	00000010	D000 0404		00000004		COLOUR	DO DO CITI DO	Character CDO A. 11 ADD	
0000021E 9602 8425 00000625 183 0I CTLR0+1, X' 02' Turn on Vector bit Reload updated CR0 185 186 187 188 ***********************************									
00000222 B700 8424 00000624 184 LCTL R0, R0, CTLR0 Reload updated CR0 185 186 ************************************									
185 186 ************************************	00000222								
187 * Is Neural-network-processing-assist facility 2 installed (bit 165) 188 **********************************					185			•	
188 ***********************************									
189					18/ * IS Neu				
190 FCHECK 165, 'Neural-network-processing-assist' 00000226 47F0 80C0 000002C0 191+ B X0001 192+* Fcheck data area skip messgae 0000022A 40404040 40404040 194+SKT0001 DC C' Skipping tests: ' 00000244 D585A499 81936095 195+ DC C' Neural-network-processing-assist' 00000264 40868183 899389A3 196+ DC C' facility (bit 165) is not installed. ' 0000005F 00000001 197+SKL0001 EQU *-SKT0001 198+* Facility bits									
00000226 47F0 80C0 000002C0 191+ B X0001 192+* Fcheck data area skip messgae 0000022A 40404040 40404040 194+SKT0001 DC C' Skipping tests: ' 00000244 D585A499 81936095 195+ DC C' Neural-network-processing-assist' 00000264 40868183 899389A3 196+ DC C' facility (bit 165) is not installed.' 0000005F 00000001 197+SKL0001 EQU *-SKT0001 198+* facility bits					190	FCHEC		- processi ng- assi st'	
193+* skip messgae	00000226	47F0 80C0		000002C0				•	
0000022A 40404040 40404040 194+SKT0001 DC C' Skipping tests: ' 00000244 D585A499 81936095 195+ DC C' Neural-network-processing-assist' 00000264 40868183 899389A3 196+ DC C' facility (bit 165) is not installed.' 0000005F 00000001 197+SKL0001 EQU *-SKT0001 198+* facility bits									
00000244 D585A499 81936095	00000224	40404040 40404040				DC	C' Skinning		
00000264 40868183 899389A3									
0000005F 00000001 197+SKL0001 EQU *-SKT0001 facility bits	00000211						C' facility (bit 165)) is not installed.'	
0000000 0000000 0000000 400 BC FR			0000005F	0000001	197+SKL0001		*- SKT0001		
00000290 00000000 000000000 199+ DS FD gap	00000000	00000000 0000000					TID	<u> </u>	
	00000290	0000000 00000000			199+	DS	FU	gap	

SMA Ver.	0. 7. 0	zve	ector- e	e6- 20- NNPco	nvert (Zvect	or E6	/RR-c)			05 Aug 2024 11: 02: 53	Page	
LOC	OBJ	ECT	CODE	ADDR1	ADDR2	STM						
							*			be converted back to the source		
						265		there	were NO exceptions ((DXC/VXC = 0)		
				0000034	46 00000001		XCHECK	EQU	*			
0000346	D207 5			000000				MVC	SKIPXC, =CL8' SKIP XC			
000034C	D500 5		845C	000000				CLC	XCSKIP, =CL1'S'	skip xcheck requested		
0000352 0000356	478F 0 9500 5				0000000 0000042			BE CLI	0(R15) FPC_R+2, 0	skip = S, so exit		
000035A	477F 0				00000042			BNZ	0(R15)	Only Xcheck no VXC error some VXC error, so exit		
0000011	1771	,000			0000000	273	*	DILL	O(R10)	Some vac circi, so care		
						274		cross	check depends on th	ne instruction		
	D00~ =		0.400	000000	~	275	*	3.570	CVI DVC CLOI			
000035E 0000364	D207 5			000000				MVC CLC	SKIPXC, =CL8'	'		
)00036A	D507 5 4780 8		0440	000000	00000378			BE	OPNAME, =CL8' VCRNF' XCVCRNF			
,0000011	1700 0	,,,,			00000070	279		DL	AC COMIT			
						280						
00036E	D207 5	050	8430	000000	50 00000630			MVC	SKIPXC, =CL8' SKIP XC			
0000374	07FF					282 283		BR	R15	return from xcheck		
							* cross	check:	VCRNF - VECTOR FI	P CONVERT AND ROUND TO NNP		
						285		check.	VECTOR 11	CONVENT THE ROOMS TO THE		
0000378							XCVCRNF		OF			
0000378	B29D 8	342C			00000620			LFPC	FPCINIT	initialize FPC		
000037C	E700 5	(A28	വളവള		00000028	288 289		VL	V16, V10UTPUT			
0000370	E6F0 0				00000028	290			H V15, V16, 2, 0			
0000388	B29C 5		~ 100		00000088				FPC_XC1	save 1st FPC		
000038C	E7F0 5	060	000E		0000060	292		VST	V15, XCOUTPUT			
000000	DOOD O	100			0000000	293		LEDG	EDGINIE	· · · · · · · · · · · · · · · · · · ·		
0000392	B29D 8	642C			00000620	294 295		LFPC	FPCINIT	initialize FPC		
0000396	E700 5	028	0806		00000028			VL	V16, V10UTPUT			
000039C	E6F0 0				000000	297			L V15, V16, 2, 0			
00003A2	B29C 5				00000080	298		STFPC	FPC_XC2	save 2nd FPC		
00003A6	E7F0 5	070	000E		0000070			VST	V15, XCOUTPUT+16			
00003AC	9500 5	(AQA			000008A	300 301		CLI	FPC_XC1+2, 0	1st FPC		
00003AC	477F 0				0000008A			BNZ	0(R15)	some VXC error, so exit		
					300000	303		2.12	- ()			
00003B4	9500 5				0000008E	304		CLI	FPC_XC2+2, 0	2nd FPC		
00003B8	477F 0	0000			0000000			BNZ	0(R15)	some VXC error , so exit		
00003BC	E310 5	ነበበር	0014		00000000	306 307		LGF	R1, V2ADDR	expected source address		
00003EC	D51F 5				00000000			CLC	XCOUTPUT(32), O(R1)	expected source address		
00003C8	4770 8				000003CE			BNE	XCFAI LMSG			
0003CC	07FF					310		BR	R15	return from xcheck		
						311						
						312	* vohoo	k foile	d message			
0003CE							XCFAI LM		u message OH			
0003CE	4820 5	004			0000004			LH	R2, TNUM	get test number and convert		
0003D2	4E20 8	BECA			000010CA	316		CVD	R2, DECNUM			
00003D6	D211 8			000010				MVC	PRT3, EDIT			
0003DC	DE11 8	SEB4	8ECA	000010	B4 000010CA	318		ED	PRT3, DECNUM			

DS

FD

351 XCR15

352

00000478

ISMA Ver.	0. 7. 0 zvector-e6-2	20- NNPconve	rt (Zvecto	r E6 VRR-c)			05 Aug 2024 11: 02: 53 Page 12
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				430 ******* 431 * 432 * 433 ******		HERCULES MESSAGE points R2 = return address	**************************************
0000540 0000544	4900 8458 07D2		00000658	435 MSG 436	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
0000546	9002 837C		0000057C	438	STM	RO, R2, MSGSAVE	Save registers
000054A 000054E 0000552	4900 845A 47D0 8356 4100 005F		0000065A 00000556 0000005F	440 441 442	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
0000556 0000558 000055A	1820 0620 4420 8388		00000588	444 MSGOK 445 446	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
000055E 0000562	4120 200A 4110 838E		0000000A 0000058E	448 449	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
0000566 000056A	83120008 4780 8376		00000576	451 452	DC BZ	X' 83', X' 12', X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
000056E 0000570	1222 4780 8376		00000576	453 454 455	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
0000574	0000			456 457	DC	Н' О'	CRASH for debugging purposes
0000576 000057A	9802 837C 07F2		0000057C	459 MSGRET 460	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
000057C 0000588	00000000 00000000 D200 8397 1000	00000597	00000000	462 MSGSAVE 463 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
	D4E2C7D5 D6C8405C 40404040 40404040			465 MSGCMD 466 MSGMSG 467	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0. 7. 0 zvector- e6- 20	0- NNPconve	rt (Zvector	• E6 V	VRR-c)			05 Aug 2024 11: 02: 53 Page 13	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				469 470 471	****** * *****	****** Normal *****	**************************************	**************************************	
000005F8	00020001 80000000			473	EOJPSW	DC	OD' O' , X' 00020001	18000000', AD(0)	
00000608	B2B2 83F8		000005F8	475	EOJ	LPSWE	E0JPSW	Normal completion	
								•	
2222242						D.G.	on a wassess	ACCOCCCC AR (W. RARL)	
	00020001 80000000				FAILPSW		·	18000000', AD(X'BAD')	
00000620	B2B2 8410		00000610	479	FAILTEST	LPSWE	FAI LPSW	Abnormal termination	
				481 482 483	**************************************	****** Worki r *****	·*************************************	**************************************	
00000624					CTLRO	DS		CRO	
00000628 0000062C	0000000			486 487	FPCINIT		F XL4' 00000000'	FPC before test	
				489					
00000630 00000630	E2D2C9D7 40E7C340			490 491		LTORG	=CL8' SKIP XC'	Literals pool	
00000638 00000640	40404040 40404040 E5C3D9D5 C6404040			492 493			=CL8' ' =CL8' VCRNF'		
00000648	0000004			494			= F'4'		
00000650	00001DBC 00000008			495 496			=A(E6TESTS) =XL4' 00000008'		
00000654	00000001 0000			497 498			=F' 1' =H' 0'		
0000065A	005F			499			=AL2(L'MSGMSG)		
0000065C	E&			500 501			=CL1' S'		
				502 503	*	some o	constants		
		00000400 00001000	00000001	504	K PAGE		1024 (4*K)	One KB	
		00010000	00000001 00000001	506	K64	EQU	(64*K)	Size of one page 64 KB	
		00100000	0000001	507 508	MB	EQU	(K*K)	1 MB	

LOC	0. 7. 0 zvector-e6	ADDR1	ADDR2	STMT		05 Aug 2024 11: 02: 53	J	
				509 510 REG2PATT EQU 511 REG2LOW EQU	X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)		

LOC	OBJECT CODE	ADDR1	ADDR2	STM			
LOC	OBSECT CODE	ADDKI	ADDIC				
				577 ***			*************
				578 *		ST DSECT	************
				579 ***	· · · · · · · · · · · · · · · · · · ·	* * * * * * * * * * * * * *	**************************************
				581 E6T	EST DSECT	Γ,	
000000	0000000			582 TSU		A(0)	pointer to test
000004	0000			583 TNU		H' 00'	Test Number
000006	00			584	DC	X' 00'	
000007	40			585 XCS		CL1' '	Y = skip cross check
800000	00			586 M4	DC	HL1' 00'	m4 used
000009	00			587 M5	DC	HL1' 00'	m5 used
A00000	00			588 FLG	DC	X' 00'	expected FPC flags
00000B	00			589 VXC	DC DC	X' 00'	VXC expected
000000C	00000000			590 V2A		A(0)	address of v2: 16-byte packed decimal
0000010	40404040 40404040			591 OPN		CL8' '	E6 name
0000018	00000000			592 REL		A(0)	result length
000001C	00000000 00000000 00000000			593 READ 594	DDR DC DS	A(0) FD	expected result address
0000020 0000028	0000000 0000000				UTPUT DS	XL16	gap V1 Output
0000028	0000000 0000000			595 VIU	DS	FD	
0000038	0000000			597 FPC		F F	gap FPC after instruction
0000040	0000000 00000000			597 FFC_	_k DS DS	FD	
0000048	40404040 40404040			599 SKI		CL8' '	gap was cross check skipped?
0000058	00000000 00000000			600	DS DS	FD	
0000060	0000000 0000000				UTPUT DS	XL16	gap Cross check Output
0000070	0000000 0000000			602	DS	XL16	or oss encen output
0800000	00000000 00000000			603	DS	FD	gap
0000088	00000000			604 FPC		F	1st cross check FPC
000008C	00000000			605 FPC		F	2nd cross check FPC
0000090	0000000 00000000			606	DS	FD	gap
0000098	0000000			607 WK1	DS	F	debug area
00009C	0000000			608 WK2		F	8
00000A0				609	DS	OF	
				610 **			
				611 *	test	routine wil	l be here (from VRR-c macro)
		0000000	00001DFF	613 ZVE	6TST CSECT	r	
000111C			0001211	614	DS	OF	
				616 ***	k********	*****	************
				617 *	Macros 1	to help buil	d test tables **************
				618 ***	******	******	***********
				620 *			
					icro to gei	nerate indiv	i duai test
				622 *	1 # AD	n	
				623	MACRO		
				004	T/DD 4		OME OF ACC OVEC OCUTE
				624	VRR_(C &INST, &M4,	&M5, &FLAGS, &VXC, &SKIP
				624 625 . * 626 . *	VRR_(C &INST, &M4,	&M5, &FLAGS, &VXC, &SKIP &INST - VRR-c instruction under test &m4 - m4 field

ASMA Ver.	0. 7. 0 zvector- e6-	- 20- NNPconve	ert (Zvect	or E6 VRR-c)			05 Aug 2024 11: 02: 53 Page 18
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				628 . * 629 . * 630 . *			&flags - expected FPC flags &VXC - expected VXC
				631 632 &TNUM		&TNUM &TNUM+1	&SKIP - S = skip cross check
				633 634 635	DS USI NG	OFD *, R 5	base for test data and test routine
				636 637 T&TNU 638	DC	A(X&TNUM) H' &TNUM	address of test routine test number
				639 640 641	DC DC DC	X' 00' CL1' &SKI P' HL1' &M4'	Y = skip cross check m4
				642 643 FLG&T 644 VXC&T		HL1' &M5' X' &FLAGS' X' &VXC'	m5 expected FPC flags expected VXC
				645 V2_&T 646 647	NUM DC DC DC	A(RE&TNUM+16) CL8' &INST' A(16)	address of v2: 16-byte packed decimal instruction name result length
				648 649 650 V10&T	DC DS	A(RE&TNUM) FD XL16	address of expected resul gap V1 output
				651 652 FPC_R 653	DS	FD	gap FPC after instruction gap
				654 655 656 XC0&T	DC DS	CL8' ' FD XL16	was cross check skipped? gap Cross check Output
				657 658 659 FPC_X	DS DS	XL16 FD	gap 1st cross check FPC
				660 661 662	DS DS DS DS	F FD F	2nd cross check FPC gap debug area
				663 664 . * 665 *	DS	F	
				666 X&TNU 667 668		OF FPCINIT	initialize FPC
				669 670 671	LGF VLM	R2, V2_&TNUM V22, V23, O(R2)	get v2
				672 673 674		V22, V22, V23, &M	4, &M5 test instruction (dest is source) save FPC
				675 676	VST	FPC_R_&TNUM V22, V10&TNUM	save instruction result
				677 678 679 RE&TN		R11 OF	return expected 16 byte result
				680 681 682	DROP MEND	K 5	

LGF

VLM

R2, V2_2

V22, V23, O(R2)

get v2

000012BC

000012C2

E320 500C 0014

E767 2000 0C36

00001224

00000000

807+

808 +

V22, V103

R11

save instruction result

return

VST

BR

000013CA

000013D0

E760 5028 080E

07FB

00001338

857+

858 +

000014D4

B2000000 00000000

DC

DC

VRR_C VCRNF, 0, 2, 00, 00, S

OFD

* +20/7, - 20/7

skip xc: lost digits

1000

1001

1002 1003

1004

1005 +

000016CC

000016D4

000016DC

000016E4

000016F0

41700000 00000000

00000000 00000000 C1700000 00000000

ASNA Ver.	U. 7. U Zvector-eo-	· 20- NNF COIIVE	rt (Zvecto	r eo vaa-c)			05 Aug 2024 11: 02: 55 Page 20
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000016F0		000016F0		1006+	USING	* R 5	base for test data and test routine
000016F0	00001790	00001010		1007+T7	DC	A(X7)	address of test routine
000016F4	0007			1008+	DC	H' 7'	test number
000016F6	00			1009+	DC DC	X' 00'	cese number
000016F7	E2			1010+	DC DC	CL1' S'	Y = skip cross check
000016F8	00			1010+	DC	HL1' 0'	m4
000016F9	02			1012+	DC	HL1' 2'	m5
000016FA	00			1012+ 1013+FLG7	DC	X' 00'	expected FPC flags
000016FB	00			1013+1LG7 1014+VXC7	DC	X' 00'	expected VXC
000016FC	000017C4			1014+VXC7 1015+V2_7	DC	A(RE7+16)	address of v2: 16-byte packed decimal
00001010	E5C3D9D5 C6404040			1016+V2_7	DC DC	CL8' VCRNF'	instruction name
00001708	00000010			1017+	DC	A(16)	result length
0000170C	000017B4			1018+	DC	A(RE7)	address of expected resul
00001700	00000000 00000000			1019+	DS	FD	ran
00001710	0000000 0000000			1019+ 1020+V107	DS	XL16	gap V1 output
00001718	0000000 0000000			1020+1107	DO	ALIO	VI oucpuc
00001720	0000000 0000000			1021+	DS	FD	dan
00001728	00000000			1021+ 1022+FPC_R_7	DS DS	F	gap FPC after instruction
00001730	0000000 00000000			1022+FFC_K_/ 1023+	DS DS	FD	
00001738	40404040 40404040			1023+ 1024+	DC DC	CL8' '	gap was cross check skipped?
00001740	00000000 00000000			1024+ 1025+	DS	FD	
00001748				1025+ 1026+XC07	DS DS	XL16	gap Cross shock Output
	00000000 00000000			1020+ACU7	אמ	ALIO	Cross check Output
00001758	00000000 00000000			1007	nc	VI 16	
00001760	00000000 00000000			1027+	DS	XL16	
00001768	00000000 00000000			1000	DC	ED	don
00001770	00000000 00000000			1028+	DS	FD	gap
00001778	0000000			1029+FPC_XC_7	DS	F F	1st cross check FPC
0000177C	0000000			1030+	DS		2nd cross check FPC
00001780	00000000 00000000			1031+	DS	FD	gap
00001788	00000000			1032+	DS DS	F F	debug area
0000178C	00000000			1033+	סת	r	
00001700				1034+*	DC	OF	
00001790	DOOD OAGC		00000000	1035+X7	DS	OF EDCINIT	::4:-1: EDC
00001790	B29D 842C		0000062C	1036+		FPCINIT	initialize FPC
00001794	E320 500C 0014		000016FC	1037+	LGF	R2, V2_7	get v2
0000179A	E767 2000 0C36		0000000	1038+	VLM	V22, V23, O(R2)	t t. ! t (1 t. !)
000017A0	E666 7002 0E75		00001700	1039+	VUKNE	V22, V22, V23, 0, 2	test instruction (dest is source)
000017A6	B29C 5040		00001730	1040+		FPC_R_7	save FPC
000017AA	E760 5028 080E		00001718	1041+	VST PD	V22, V107	save instruction result
000017B0	07FB			1042+	BR	R11	return
000017B4 000017B4				1043+RE7	DS	OF D5	expected 16 byte result
	40DD0000 00000000			1044+	DROP	R5	AAAAACABBAAAAAAAAAA
000017B4	40DB0000 000000000			1045	DC	AL10 4UJBUUUUUUU	00000C0DB00000000000'
000017BC 000017C4	CODBOOOO 00000000			1046	DC	VI 16! ADSENDERADO	200000000000000000000000000000000000000
	4036DB6E 00000000			1046	DC	ALIO 4USODBOEUUU	000000000000000000000000
000017CC	00000000 00000000 C036DR6E 00000000			1047	DC	VI 16' COSENDETOOO	200000000000000000000000000000000000000
000017D4	CO36DB6E 00000000			1047	DС	VIIO COSONDOEOOO	000000000000000000000000
000017DC	00000000 00000000			1049			
				1048	26)	24(196)	
				1049 * +2^(-1			alin was under-flass
00001759				1050		VCRNF, 0, 2, 10, 44, S	skip xc: underflow
000017E8		000017E0		1051+	DS	OFD * DE	hase for test data and test
000017E8	00001000	000017E8		1052+	USING		base for test data and test routine
000017E8	00001888			1053+T8	DC DC	A(X8)	address of test routine
000017EC	0008			1054+	DC DC	H' 8'	test number
000017EE	00			1055+	DC	X' 00'	

DC

A(16)

result length

1155 +

000019F0

00001B00

FD

CL8' '

was cross check skipped?

DS

DC

1253+

1254 +

0000000 00000000

40404040 40404040

00001C10

00001C18

DS

XL16

1303 +

00001D28

00001D30

0000000 00000000

DOCUDING	ASWA ver.	0. 7. 0 zvector-eb- 20	J- NNPCONV	ert (Zvecto	r eb vkk-c)				US	Aug 2024	11: 02: 53	Page	32
00001040 00000000 00000000 1304+ BS F 15t cross check FFC 100001040 1306+ BS F 2nd cross check FFC 1306+ BS 1306+ BS F 2nd cross check FFC 1306+ BS 1	LOC	OBJECT CODE	ADDR1	ADDR2	STM								
00001106	00001D40 00001D48 00001D4C 00001D50 00001D58	00000000 00000000 00000000 00000000 000000			1305+FPC_XC_1 1306+ 1307+ 1308+ 1309+	3 DS DS DS DS	F F FD F		1st cross check 2nd cross check gap				
1320	00001D60 00001D64 00001D6A 00001D70 00001D76 00001D7A 00001D80	E320 500C 0014 E767 2000 0C36 E666 7003 0E75 B29C 5040 E760 5028 080E		00001CCC 00000000 00001D00	1311+X13 1312+ 1313+ 1314+ 1315+ 1316+ 1317+ 1318+	LFPC LGF VLM VCRNF STFPC VST BR	FPCINIT R2, V2_13 V22, V23, V22, V22, FPC_R_13 V22, V101 R11	0(R2) V23, 0, 3	test instructions to the save instruction return	on result	est is sou	ırce)	
1325 1325 1326 1327 1327 1328 1328 1328 1328 1329 1328 1329 1328 1329	00001D84 00001D84 00001D8C 00001D94 00001D9C 00001DA4	FFFF0000 00000000 7FC00000 00000000 00000000 00000000 FFC00000 00000000			1320+ 1321 1322	DROP DC DC	R5 XL16' 7FI XL16' 7FO	0000000000	0000FFFF00000000	00000'			
1330 * 1331 E6TESTS DS 0F	00001DB4	0000000			1325 1326 1327 1328 *	DC	F' 0'						
00001DBC 00001120 1334+ DC A(T1) TEST &CUR 00001DC0 00001218 1335+ DC A(T2) TEST &CUR 00001DC4 00001310 1336+ DC A(T4) TEST &CUR 00001DC2 00001408 1337+ DC A(T4) TEST &CUR 00001DD0 00001500 1338+ DC A(T5) TEST &CUR 00001DD1 00001DB2 1340+ DC A(T6) TEST &CUR 00001DB4 00001F8 1340+ DC A(T7) TEST &CUR 00001DB0 00001E8 1341+ DC A(T8) TEST &CUR 00001DB0 00001BE0 1342+ DC A(T9) TEST &CUR 00001DE0 00001BE0 1344+ DC A(T10) TEST &CUR 00001DE2 00001BE0 1344+ DC A(T12) TEST &CUR 00001DE0 00001CC0 1346+ DC A(T12) TEST &CUR 00001DF0 000001CC0 1					1330 * 1331 E6TESTS 1332	DS PTTAB	OF LE	1 ndi vi dua	I tests				
00001DB8 000017E8 1341+ DC A(T8) TEST &CUR 00001DC 00001BE0 1342+ DC A(T9) TEST &CUR 00001DE0 00001DE0 00001DE0 A(T10) TEST &CUR 00001DE1 00001DE0 00001BC8 DC A(T11) TEST &CUR 00001DEC 00001CC0 1346+ DC A(T12) TEST &CUR 00001DF0 00000000 1348+ DC A(0) END OF TABLE 00001DF4 00000000 1349+ DC A(0) END OF TABLE 00001DF8 00000000 1351 DC F' 0' END OF TABLE	00001DBC 00001DC0 00001DC4 00001DC8 00001DCC 00001DD0	00001218 00001310 00001408 00001500 000015F8			1334+ 1335+ 1336+ 1337+ 1338+ 1339+	DC DC DC DC DC	A(T1) A(T2) A(T3) A(T4) A(T5) A(T6)		TEST &CUR TEST &CUR TEST &CUR TEST &CUR TEST &CUR				
1347+* 00001DF0 00000000 1348+ DC A(0) END OF TABLE 00001DF4 00000000 1349+ DC A(0) 1350 00001DF8 00000000 1351 DC F' 0' END OF TABLE	00001DD8 00001DDC 00001DE0 00001DE4 00001DE8	000017E8 000018E0 000019D8 00001AD0 00001BC8			1341+ 1342+ 1343+ 1344+ 1345+	DC DC DC DC	A(T8) A(T9) A(T10) A(T11) A(T12)		TEST &CUR TEST &CUR TEST &CUR TEST &CUR TEST &CUR				
00001DF8 00000000 1351 DC F'O' END OF TABLE	00001DF0	0000000			1347+* 1348+ 1349+	DC	A(0)						
					1351			END OF TA	ABLE				


MA Ver	. 0.7.0 zvector-e6	- 20- NNPconve	ert (Zvecto	or E6 VRR-c)	05 Aug 2024 11: 02: 53 P	age 33
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				1354 ****	*****	*****************	***
				1355 *	Regi	er equates	
				1356 ****		*********************	***
		0000000	0000001	1050 DO	EOU		
		00000000 00000001	00000001 00000001	1358 RO 1359 R1	EQU EQU	0 1	
		0000002	0000001	1360 R2	ĒĞŪ	2	
		$00000003 \\ 00000004$	$00000001 \\ 00000001$	1361 R3 1362 R4	EQU	3	
		0000004	00000001	1362 R4 1363 R5	EQU EQU	5	
		0000006	00000001	1364 R6	EQU	6	
		00000007 00000008	00000001 00000001	1365 R7 1366 R8	EQU	7 8	
		00000009	00000001	1367 R9	EQU	9	
		000000A	00000001	1368 R10	EQU EQU EQU EQU EQU EQU EQU EQU	10	
		0000000B 0000000C	00000001 00000001	1369 R11 1370 R12	EQU EQU	11 12	
		000000D	0000001	1371 R13	EQU	13	
		000000E	00000001	1372 R14	EQU	14	
		000000F	00000001	1373 R15	EQU	15	
				1375 ****	*****	****************	***
				1376 * 1377 ****	Regi	er equates ************************************	* * *
				13//			
		0000000	0000001	1379 FPRO	EQU	0	
		00000001	00000001	1380 FPR1		1	
		00000002 00000003	00000001 00000001	1381 FPR2 1382 FPR3		2 3	
		0000004	00000001	1383 FPR4	EQU	4	
		00000005 00000006	00000001 00000001	1384 FPR5		5	
		0000000		1385 FPR6 1386 FPR7		6 7	
		00000008	00000001	1387 FPR8	EQU	8	
		0000009 000000A	00000001 00000001	1388 FPR9 1389 FPR1		9 10	
		000000B	0000001	1390 FPR1	1 EQU	11	
		000000C		1391 FPR1	2 EQU	12	
		0000000D 0000000E		1392 FPR1 1393 FPR1		13 14	
		0000000F		1394 FPR1	5 EQU	15	


				1398 ****	*******	er equates ************************************	***
		0000000	0000000	4.400 770	707		
		0000000 0000001	00000001 00000001	1400 V0 1401 V1	EQU EQU	0 1	
		0000002	0000001	1402 V2	EQU	2	
		00000003	00000001	1403 V3	EQU	3	
		0000004	0000001	1404 V4	EQU	4	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	NCES											
							4.00										
EGI N	<u>I</u>	00000200	2	171	136	167	168	169									
TLRO	F	00000624	4	485	181	182	183	184									
ECNUM	C	000010CA	16	567	316	318	325	327	332	334	361	363	370	372	377	379	
ONEXT	U	0000033E	1	259	253												
6TEST	4	00000000	160	581	230												
6TESTS	F	00001DBC	4	1331	223												
DIT	X	0000109E	18	562	317	326	333	362	371	378							
NDTEST	U	000004F8	1	399	228												
0J	I	00000608	4	475	216	402											
OJPSW	D	000005F8	8	473	475												
AILCONT	Ū	000004E8	1	389	_,,												
AILED	F	00001000	$\overline{4}$	521	344	391	400										
AILMSG	Ū	00000480	1	359	243	245	257										
AILPSW	Ď	00000100	8	477	479	~ 10	~07										
AILTEST	ĭ	00000620	4	479	403												
B0001	F	0000020	8	200	204	205	207										
LG	X	00000238 0000000A	1	588	242	203	201										
LG1	X	000000A	<u> </u>	737	~ 1 ~												
LG10		0000112A 000019E2	1	1151													
LG10 LG11	X		1	1197													
	X	00001ADA	1														
LG12	X	00001BD2	1	1243													
LG13	X	00001CCA	1	1289													
LG2	X	00001222	1	783													
LG3	X	0000131A	1	829													
LG4	X	00001412	1	875													
LG5	X	0000150A	1	921													
LG6	X	00001602	1	967													
LG7	X	000016FA	1	1013													
LG8	X	000017F2	1	1059													
LG9	X	000018EA	1	1105													
PCINIT	X	0000062C	4	487	287	294	760	806	852	898	944	990	1036	1082	1128	1174	1220
						1312											
PC_R	F	00000040	4	597	242	244	250	271									
PC_R_1	F	00001160	4	746	764												
PC_R_10	F	00001A18	4	1160	1178												
PC R 11	F	00001B10	4	1206	1224												
PC R 12	F	00001C08	4	1252	1270												
PC_R_13	F	00001D00	4	1298	1316												
PC_R_2	F	00001258	4	792	810												
PC_R_3	$ar{f F}$	00001350	$\overline{4}$	838	856												
PC_R_4	F	00001448	4	884	902												
PC_R_5	F	00001110	4	930	948												
PC_R_6	F	00001540	4	976	994												
PC_R_7	F	00001030	4	1022	1040												
PC_R_8	F	00001730	4	1068	1040												
PC_R_9	r F	00001828	4 1	1114	1132												
PC_XC1	r F	00001920	4	604	291	301											
PC_XC2	r F		4	605	298	304											
	r F	0000008C	4	753	LYð	304											
PC_XC_1	r r	000011A8	4														
PC_XC_10	ľ	00001A60	4	1167													
PC_XC_11	F	00001B58	4	1213													
PC_XC_12	<u>F</u>	00001C50	4	1259													
PC_XC_13	<u>F</u>	00001D48	4	1305													
PC_XC_2	<u>F</u>	000012A0	4	799													
PC_XC_3	F	00001398	4	845													
PC_XC_4	F	00001490	4	891													

CVMDAT	TVDE	WAT THE	I ENCTII	DEEM	DETERN	ENCES											
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
PC_XC_5	F	00001588	4	937													
PC_XC_6	F	00001680	4	983													
PC_XC_7	F	00001778	4	1029													
PC_XC_8	F	00001870	4	1075													
PC_XC_9	F	00001968	$\bar{4}$	1121													
PRO	Ū	00000000	1	1379													
PR1	Ĭ	00000001	1	1380													
PR10	Ĭ	00000001 0000000A	ī	1389													
PR11	II	0000000H	1	1390													
PR12	II	0000000B	1	1391													
PR13	II	0000000C	1	1392													
PR14	II	000000D	1	1393													
TR14 DD15	U	000000E	1	1393													
PR15	U		1														
PR2	U	00000002	1	1381													
PR3	U	00000003	1	1382													
PR4	U	00000004	1	1383													
PR5	U	00000005	1	1384													
PR6	Ü	00000006	1	1385													
PR7	Ü	00000007	1	1386													
PR8	U	00000008	1	1387													
PR9	U	00000009	1	1388													
MAGE	1	0000000	7680	0													
	U	00000400	1	504	505	506	507										
34	U	00010000	1	506													
ļ	U	8000000	1	586	324	369											
5	U	0000009	1	587	331	376											
3	U	00100000	1	507													
SG	Ť	00000540	$ar{f 4}$	435	215	418											
SGCMD	Ċ	0000058E	9	465	448	449											
SGMSG	Č	00000597	95	466	442	463	440										
SGMVC	ĭ	00000588	6	463	446	100	110										
SGOK	Ť	00000556	2	444	441												
SGRET	Ť	00000576	~ 1	459	452	455											
SGSAVE	F	0000057C	4	462	432	459											
EXTE6	T U	0000037C 000002EC	4	225	261												
	_		1			394	200										
PNAME	C	00000010	8	591	277	321	366										
AGE	U	00001000	1 10	505	017	010	010	000	007	000	000	004	005	000	000	004	071
RT3	C	000010B4	18	565	317	318	319	326	327	328	333	334	335	362	363	364	371
NOT TAKE		00004000	4.0		372	373	378	379	380								
RTLINE	C	00001008	13	530	540	383											
RTLNG	U	00000048	1	540	382												
RTM4	C	00001041	2	535	373												
RTM5	C	0000104D	2	538	380												
RTNAME	C	00001030	8	533	366												
RTNUM	C	00001015	3	531	364												
)	U	0000000	1	1358	130	181	184	204	206	207	208	213	232	233	338	343	344
					382	390	391	417	419	435	438	440	442	444	459		
	U	0000001	1	1359	214	249	250	251	252	255	256	307	308	339	383	400	401
					449	463											
10	U	000000A	1	1368	169	178	179										
1	Ü	0000000H	i	1369	235	236	766	812	858	904	950	996	1042	1088	1134	1180	1226
· <u>-</u>	Ū	300000D	1	1000	1272	1318	. 00	J12	500	JUT	300	500	IUIW	1000	1101	1100	1~~0
12	U	000000C	1	1370	223	226	260	393									
12 13					223	220	۵00	აჟა									
	U	000000D	1	1371													
14	U	000000E	1	1372													

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
					422	423											
12	U	0000002	1	1360	215	315	316	323	324	325	330	331	332	360	361	368	369
/ ~		0000000	•	1000	370	375	376	377	417	418	419	436	438	444	445	446	448
					454	459	460	761	762	807	808	853	854	899	900	945	946
					991	992	1037	1038	1083	1084	1129	1130	1175	1176	1221	1222	1267
			_		1268	1313	1314										
23	U	00000003	1	1361													
24	U	00000004	1	1362	996	997	990	419	491	720	700	776	014	000	960	000	006
25	U	0000005	1	1363	226 914	227 952	230 960	413 998	421 1006	730 1044	768 1052	776 1090	814 1098	822 1136	860 1144	868 1182	906 1190
					1228	1236	1274	1282	1320	1044	1032	1030	1030	1130	1144	1102	1130
R6	U	0000006	1	1364	1220	1200	12.1	1202	1020								
R 7	Ū	0000007	1	1365													
R8	U	8000000	1	1366	167	171	172	173	175								
29	U	00000009	1	1367	168	175	176	178									
RE1	F	000011E4	4	767	739	742											
RE10	F	00001A9C	4	1181	1153	1156											
RE11	F	00001B94	4	1227	1199	1202											
RE12 RE13	F F	00001C8C 00001D84	4 4	1273 1319	1245 1291	1248 1294											
EE2	F	00001D84 000012DC	4	813	785	788											
RE3	F	000012BC 000013D4	4	859	831	834											
RE4	F	00001021 000014CC	$\dot{\tilde{4}}$	905	877	880											
RE5	F	000015C4	4	951	923	926											
RE6	F	000016BC	4	997	969	972											
RE7	F	000017B4	4	1043	1015	1018											
RE8	\mathbf{F}	000018AC	4	1089	1061	1064											
RE9	F	000019A4	4	1135	1107	1110											
READDR	A	0000001C	4	593	255												
REG2LOW	U	OOOOOODD AABBCCDD	1 1	511													
REG2PATT RELEN	O A	00000018	4	510 592													
RPTDWSAV	A D	00000530	0	428	417	419											
RPTERROR	ע I	00000506	4	412	340	384											
RPTSAVE	F	00000524	$\overline{4}$	425	412	422											
RPTSVR5	F	00000528	4	426	413	421											
SKI PXC	C	00000050	8	599	268	276	281										
SKL0001	U	000005F	1	197	213												
SKT0001	C	0000022A	26	194	197	214											
SVOLDPSW	U	00000140	0	132	1004												
[1	A	00001120	4	731	1334												
[10 [11	A A	000019D8 00001AD0	4 4	1145 1191	1343 1344												
T12	A A	00001AD0	4	1237	1344												
113	A	00001BC8	4	1283	1346												
2	Ä	00001218	$\overline{4}$	777	1335												
'3	Ā	00001310	$ar{4}$	823	1336												
74	A	00001408	4	869	1337												
[5	A	00001500	4	915	1338												
6	A	000015F8	4	961	1339												
7	A	000016F0	4	1007	1340												
8	A	000017E8	4	1053	1341												
'9 'ESTI NG	A F	000018E0 00001004	4	1099 522	1342 233												
'NUM	r H	00001004	4 2	583	233 232	315	360										
SUB	A	00000004	4	582	235	313	300										





A Ver. 0.7.0 zv	vector-e6-20-NNPconvert (Zvector E6 VRR-c)	05 Aug 2024 11: 02: 53 Page 43
STMF	FILE NAME	
/home/tn529/s	sharedvfp/tests/zvector-e6-21-VCRNF. asm	
NO ERRORS FOUND	**	