ASMA Ver.	0. 7. 0 zvector- e7-	- 02- VGFM (Zvect	tor E7 V	VRR-c instruction) 08 Jul 2024 12: 28: 58 Page 1
LOC	OBJECT CODE	ADDR1 A	ADDR2	STMT
				2 ************************************
				4 * Zvector E7 instruction tests for VRR-c encoded: 5 *
				6 * E7B4 VGFM - VECTOR GALOIS FIELD MULTIPLY SUM 7 *
				8 * James Wekel July 2024 9 ************************************
				11 ******************
				12 * 13 * basic instruction tests 14 *
				15 *********************
				16 * This program tests proper functioning of the z/arch E7 VRR-c 17 * VECTOR GALOIS FIELD MULTIPLY SUM instruction.
				18 * Exceptions are not tested. 19 *
				20 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch 21 * obvious coding errors. None of the tests are thorough. They are
				22 * NOT designed to test all aspects of any of the instructions.  23 *
				$m{24}$ ************************************
				26 * *Testcase zvector-e7-02-VGFM VECTOR E7 VRR-c instructions
				27 * * 28 * * Zvector E7 instruction tests for VRR-c encoded: 29 * *
				30 * * E7B4 VGFM - VECTOR GALOIS FIELD MULTIPLY SUM 31 * * 32 * * #
				33 * * # This tests only the basic function of the instruction. 34 * * # Exceptions are NOT tested.
				35 * * #
				37 * mainsize 2 38 * numcpu 1
				39 * sysclear 40 * archl vl z/Arch 41 *
				42 * loadcore "\$(testpath)/zvector-e7-02-VGFM core" 0x0 43 *
				44 * diag8cmd enable # (needed for messages to Hercules console) 45 * runtest 2
				46 * diag8cmd disable # (reset back to default) 47 *
				48 * *Done 49 * * 50 ********************************
				JU

ASMA Ver.	0. 7. 0 zvector- e7-0	02-VGFM (Zv	ector E7 V	RR-c instru	icti on)		08 Jul 2024 12: 28: 58 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
				108 *	Low c	ore PSWs	***********	
00000000		00000000 00000000	0000181F	110 ZVE7T 111	START		Low core addressability	
		00000140	00000000	112 113 SVOLD	PSW EQU	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW	
00000000 000001A0 000001A8	00000001 80000000 00000000 00000200	0000000	000001A0	115 116 117	ORG DC DC	ZVE7TST+X' 1A0' X' 00000001800000 AD(BEGIN)	z/Architecure RESTART PSW 00'	
000001B0 000001D0 000001D8	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	119 120 121	ORG DC DC	ZVE7TST+X' 1D0' X' 00020001800000 AD(X' DEAD')	z/Archi tecure PROGRAM CHECK PSW	
						,		
000001E0		000001E0	00000200	123	ORG	ZVE7TST+X' 200'	Start of actual test program	
				126 * 127 ***** 128 *	******	The actual "ZVE	**************************************	
					chitectur egister Us	e Mode: z/Arch age:		
				132 * R 133 * R	R1-4 (	work) work)	hla ayayant tagt haga	
				135 * R 136 * R	R6- R7 (* R8 F	work) irst base registe		
				138 * R	R10 T	econd base regist hird base registe 7TEST call return	r	
				140 * R 141 * R	R12 E R13 (	7TESTS register work) ubroutine call		
					R15 S	econdary Subrouti	ne call or work  ***********************************	
00000200 00000200 00000200		00000200 00001200 00002200		147 148 149	USING	BEGIN, R8 BEGIN+4096, R9 BEGIN+8192, R10	FIRST Base Register SECOND Base Register THIRD Base Register	
00000200 00000202 00000204	0580 0680 0680			151 BEGIN 152 153	BCTR	R8, 0 R8, 0 R8, 0	Initalize FIRST base register Initalize FIRST base register Initalize FIRST base register	
	4190 8800 4190 9800		00000800 00000800	155 156 157	LA LA	R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register	

ASMA Ver.	0.7.0 zvector-e7-0	2-VGFM (Zv	ector E7 V	RR-c instructi	on)		08 Jul 2024 12: 28: 58 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
0000020E 00000212	41A0 9800 41A0 A800		00000800 00000800	158 159	LA LA	R10, 2048(, R9) R10, 2048(, R10)	Initalize THIRD base register Initalize THIRD base register
00000216 0000021A	B600 828C 9604 828D		0000048C 0000048D	160 161 162	$\mathbf{0I}$	RO, RO, CTLRO CTLRO+1, X' 04'	Store CRO to enable AFP Turn on AFP bit
0000021E 00000222	9602 828D B700 828C		0000048D 0000048C	163 164 165	OI LCTL	CTLR0+1, X' 02' R0, R0, CTLR0	Turn on Vector bit Reload updated CRO
				166 ******* 167 * Is Vec 168 *****	tor pa	cked-decimal facil	**************************************
00000226	47F0 80A8		000002A8	169 170 171+			ture vector facility'
0000022A	40404040 E2928997			172+* 173+* 174+SKT0001	DC	C' Skipping to	Fcheck data area skip messgae ests: '
0000023E 0000025C	A961C199 838889A3 404D8289 A340F1F2	000004E	00000001	175+ 176+ 177+SKL0001	DC DC EQU	C' z/Archi tecture	vector facility' not installed.'
00000278 00000280	00000000 00000000 00000000 00000000			178+* 179+ 180+FB0001	DS DS	FD 4FD	facility bits gap
000002A0	00000000 00000000	000002A8	00000001	181+ 182+* 183+X0001	DS EQU	<b>FD</b> *	gap
00002A8 000002AC 000002B0	4100 0004 B2B0 8080 B982 0000		00000004 00000280	184+ 185+ 186+	LA	RO, ((X0001-FB000) FB0001 RO, RO	1)/8)-1 get facility bits
000002B4 000002B8 000002BC	4300 8090 5400 8294 4770 80D0		00000290 00000494 000002D0	187+ 188+ 189+	I C N BNZ	RO, FB0001+16 RO, =F' 64' XC0001	get fbit byte is bit set?
				190+*		not set, issue m	essage and exit
000002C0 000002C4 000002C8	4100 004E 4110 802A 4520 81A8		0000004E 0000022A 000003A8	193+ 194+ 195+	LA LA BAL	RO, SKL0001 R1, SKT0001 R2, MSG	message length message address
000002CC	47F0 8270	000002D0	00000470 00000001	196+ 197+XC0001	B EQU	EOJ *	

ASMA Ver.	0.7.0 zvector-e7-0	2-VGFM (Zv	ector E7 V	RR-c instructi	on)		08 Jul 2024 12: 28: 58 Page 8
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				292 ******* 293 * 294 * 295 ******			**************************************
000003A8 000003AC	4900 82A0 07D2		000004A0	297 MSG 298	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
000003AE	9002 81E4		000003E4	300	STM	RO, R2, MSGSAVE	Save registers
000003B2 000003B6 000003BA	4900 82A2 47D0 81BE 4100 005F		000004A2 000003BE 0000005F	302 303 304	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
000003BE 000003C0 000003C2	1820 0620 4420 81F0		000003F0	306 MSGOK 307 308	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
000003C6 000003CA	4120 200A 4110 81F6		0000000A 000003F6	310 311	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
000003CE 000003D2	83120008 4780 81DE		000003DE	313 314	DC BZ	X' 83', X' 12', X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
000003D6 000003D8	1222 4780 81DE		000003DE	315 316 317	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
000003DC	0000			318 319	DC	Н' О'	CRASH for debugging purposes
000003DE 000003E2	9802 81E4 07F2		000003E4	321 MSGRET 322	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
000003E4 000003F0	00000000 00000000 D200 81FF 1000	000003FF	00000000	324 MSGSAVE 325 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
000003F6 000003FF	D4E2C7D5 D6C8405C 40404040 40404040			327 MSGCMD 328 MSGMSG 329	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0. 7. 0 zvector- e7- 0	2-VGFM (Zv	ector E7 V	RR-c i	nstructi	on)		08 Jul 2024 12: 28: 58 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				331 332 333	****** * *****	***** Norma *****	**************************************	**************************************
00000460	00020001 80000000			335	<b>E0JPSW</b>	DC	OD' O' , X' 0002000	018000000', AD(0)
00000470	B2B2 8260		00000460	337	<b>EOJ</b>	LPSWE	<b>EOJPSW</b>	Normal completion
00000478	00020001 80000000			339	FAILPSW	DC	0D' 0' , X' 0002000	018000000', AD(X'BAD')
00000488	B2B2 8278		00000478		<b>FAILTEST</b>			Abnormal termination
				344	****** * *****			***********
0000048C 00000490	0000000			347 348	CTLRO	DS DS	F F	CRO
	0000000						_	It town law and
00000498	00000040 000017E0 00000001			350 351 352 353		LTORG	, =F' 64' =A(E7TESTS) =F' 1'	Literals pool
000004A0 000004A2	0000 005F			354 355 356			=H' 0' =AL2(L' MSGMSG)	
		00000400	00000001	357 358 359		some (	constants 1024	One KB
		00001000 00010000 00100000	0000001	360 361 362	PAGE K64	EQU EQU EQU	(4*K) (64*K) (K*K)	Size of one page 64 KB 1 MB
		AABBCCDD 000000DD	00000001 00000001		REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)

ASMA Ver.	0. 7. 0 zvector- e7-0	02-VGFM (Zv	ector E7	VRR-c in	structio	n)		08 Jul 2024 12: 28: 58 Page	12
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				409 *		E7TES	Γ DSECT	**************	
				110					
00000000 00000004	00000000 0000			412 E 413 T 414 T	SUB	DSECT DC DC	A(0) H' 00'	pointer to test Test Number	
0000007	00			415 416 M 417	4	DC DC	X' 00' HL1' 00'	m4 used	
00000008 00000010 00000014	40404040 40404040 00000000 00000000			418 03 419 V3 420 V3	2ADDR 3ADDR	DC DC DC	CL8' ' A(0) A(0)	E6 name address of v2 source address of v3 source	
000001C				421 R 422 R 423	EADDR	DC DC DS	A(0) A(0) FD	RESULT LENGTH result (expected) address gap	
0000028	00000000 00000000			424 V 425 426	10UTPUT	DS DS	XL16 FD	V1 Output gap	
				427 * 428 * 429 *			routine will bo wed by	e here (from VRR-c macro)	
				430 *			EXPECTED RESU	LT	
000010B4		00000000	0000181F	432 Z 433		CSECT DS	, OF		
				435 * 436 *			**************************************	**************************************	
				437 *	*******	*****	************	est tables ************************************	
				439 * 440 *		o gene	erate individu	al test	
				441 * 442 443		MACRO			
				444 . 445 . 446	*	VIII_C	WINSI, WIF	&INST - VRR-c instruction under test &m4 - m3 field	
				447 448 & 449			&TNUM &TNUM+1		
				450 451 452		DS USI NG	OFD *, R5	base for test data and test routine	
						DC DC DC	A(X&TNUM) H' &TNUM' X' 00'	address of test routine test number	
				456 457 458		DC DC DC	HL1' &M4' CL8' &I NST' A(RE&TNUM+16)	m4 instruction name address of v2 source	

ASWA Ver.	0. 7. 0 Zvector-e7-	UZ-VGFM (ZV	ector E7 vi	KK-C HISTFUCTI	OII)		08 Jul 202	4 12: 26: 36	13
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001150		00001150		559+	USING	*. <b>R</b> 5	base for test data and	test routine	
00001150	00001190	00001100		560+T2	DC	A(X2)	address of test routin		
00001154	0002			561+	DC	H' 2'	test number		
00001154	00			5 <b>62</b> +	DC	X' 00'	cese number		
00001157	01			563+	DC	HL1' 1'	m4		
00001157	E5C7C6D4 40404040			564+	DC	CL8' VGFM	instruction name		
00001138	000011C8			565+	DC	A(RE2+16)	address of v2 source		
	000011C8 000011D8			566+	DC DC	A(RE2+10) A(RE2+32)			
00001164 00001168				567+	DC DC		address of v3 source		
	00000010					A(16)	result length		
0000116C	000011B8			568+REA2	DC	A(RE2)	result address		
00001170	00000000 00000000			569+	DS	FD	gap V1 output		
00001178	00000000 00000000			570+V102	DS	XL16	vi output		
00001180	00000000 00000000			PM1.	DC	ED	-4		
00001188	00000000 00000000			571+	DS	FD	gap		
00001100				572+*	DC	OF			
00001190	F010 F010 0014		0000010	573+X2	DS	OF	1 1 0		
00001190	E310 5010 0014		00000010	574+	LGF	R1, V2ADDR	load v2 source		
00001196	E761 0000 0806		00000000	575+	VL	v22, 0(R1)	use v22 to test decode	r	
0000119C	E310 5014 0014		00000014	<b>576</b> +	LGF	R1, V3ADDR	load v3 source		
000011A2	E771 0000 0806		00000000	577+	VL	v23, 0(R1)	use v23 to test decode		
000011A8	E766 7000 1EB4		00004470	<b>578</b> +	VGFM	V22, V22, V23, 1	test instruction (des	t is a source)	
000011AE	E760 5028 080E		00001178	<b>579</b> +	VST	V22, V102	save v1 output		
000011B4	07FB			580+	BR	R11	return		
000011B8				581+RE2	DC	0F	xl16 expected result		
000011B8				582+	DROP	R5			
000011B8	00010000 00000000			583	DC	XL16' 000100000000	0000000000000000000000	expected result	
000011C0	00000000 00000000			<b>~</b> 0.4	D.C	W 4010000000000000			
000011C8	80000000 00000000			584	DC	XL16, 8000000000000	000000000000000000000	v2	
000011D0	00000000 00000000			505	D.C.	VI 101 000000000000	000000000000000000000000000000000000000	0	
000011D8	00020000 00000000			585	DC	XL16, 000500000000	000000000000000000000	v3	
000011E0	00000000 00000000			E00					
				586 587 * Word					
					VDD C	VCEM 9			
000011E0				588	DS	VGFM, 2			
000011E8		000011E0		589+		OFD * DE	has for test data and	toot moutine	
000011E8	00001999	000011E8		590+ 591+T3	USING		base for test data and address of test routin		
000011E8	00001228			591+13 592+	DC DC	A(X3) H' 3'	test number	e	
000011EC 000011EE	0003 00			592+ 593+	DC DC	и 3 X' 00'	test number		
000011EE 000011EF	02			594+	DC DC	HL1' 2'	m4		
000011EF 000011F0	E5C7C6D4 40404040			595+	DC DC	CL8' VGFM	instruction name		
000011F0 000011F8	00001260			596+	DC DC	A(RE3+16)	address of v2 source		
000011F8 000011FC	00001200			590+ 597+	DC DC	A(RE3+10) A(RE3+32)	address of v2 source		
000011FC	00001270			597+ 598+	DC DC		result length		
00001200	000010			599+REA3	DC DC	A(16) A(RE3)	result address		
00001204	00001230			599+REA5 600+	DS DS	FD			
00001208	0000000 0000000			601+V103	DS DS	XL16	gap V1 output		
00001210	0000000 0000000			001+1100	טע	ALIU	vi oucpuc		
00001218	0000000 0000000			602+	DS	FD	ďan		
USSILVOO				603+*	טע	I D	gap		
00001228				604+X3	DS	0F			
00001228	E310 5010 0014		00000010	605+	LGF	R1, V2ADDR	load v2 source		
00001228 0000122E	E761 0000 0806		00000010	606+	VL	v22, O(R1)	use v22 to test decode	r	
00001222	E310 5014 0014		0000000	607+	LGF	R1, V3ADDR	load v3 source		
00001234 0000123A	E771 0000 0806		00000014	608+	VL	v23, O(R1)	use v23 to test decode	r	
00001231	E766 7000 2EB4		3000000	609+	VGFM	V23, V22, V23, 2	test instruction (des		
5555 <b>2~1</b> 5						,,,	(ucb		

X' 00'

HL1' 0'

m4

DC DC

**657**+

658 +

0000131E

0000131F

00

ASMA Ver. 0.7.0 zvector-e7-02-VGFM (Zvector E7 VRR-c instruction)

ADDR1

ADDR2

00000010

0000000

0000014

00000000

00001340

0000010

0000000

0000014

0000000

000013D8

**STM** 

659+

660 +

661+

662 +

664+

666+

669 +

**670**+

671+

672+

673+

674 +

675 +

677 +

678

679

680

681 682

**683** 

684+

693+

695 +

697+

700 +

701+

702+

703+

704+

705+

706+

708+

709

707+RE6

698+\* 699+X6

694+REA6

696+V106

676+RE5

667+\* 668 + X5

663+REA5

665+V105

L<sub>0</sub>C

00001320

00001328

0000132C

00001330

00001334

00001338

00001340

00001348

00001350

00001358 00001358

0000135E

00001364

0000136A

00001370

00001376

0000137C

00001380

00001380

00001380

00001388 00001390

00001398

000013A0

000013A8

000013C0

000013C4

000013C8

000013CC

000013D0

000013D8

000013E0

000013E8

000013F0

000013F0

000013F6

000013FC

00001402

00001408

0000140E

00001414

00001418

00001418

00001418

**OBJECT CODE** 

E5C7C6D4 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E310 5014 0014

E771 0000 0806

E766 7000 OEB4

E760 5028 080E

28310031 00310031

00310031 00310031

50515253 54555657

58595A5B 5C5D5E5F E0616263 64656667

68696A6B 6C6D6E6F

00001428

00001438

00000010

00001418

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 1EB4

E760 5028 080E

284C8064 00640064

**07FB** 

07FB

E761 0000 0806

00001390

000013A0

0000010

00001380

VRR\_C VGFM, 1

**OFD** 

A(16)

FD

FD

 $\mathbf{0F}$ 

**R11** 

0F

**R5** 

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

VGFM V22, V22, V23, 1

V22, V106

**XL16** 

A(RE6)

CL8' VGFM

A(RE5+16)

A(RE5+32)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

V22, V105

R11

0F

**R5** 

V22, V22, V23, 0

A(16)

FD

FD

 $\mathbf{0F}$ 

**XL16** 

A(RE5)

DC

DC

DC

DC

DC

DS

DS

DS

DS

**LGF** 

VL

LGF

VL

**VST** 

BR

DC

DC

DC

DC

DS

DC

DC

DS

DS

DS

DS

**LGF** 

VL

LGF

VL

**VST** 

BR

DC

**DROP** 

\* Hal fword

**DROP** 

**VGFM** 

address of v3 source result length result address gap V1 output

m4

gap

gap

load v2 source use v22 to test decoder load v3 source

use v23 to test decoder test instruction (dest is a source) save v1 output

return

xl16 expected result

XL16' 284C8064006400640064006400640 expected result

ASMA Ver.	0.7.0 zvector-e7-0	2-VGFM (Zv	ector E7 V	RR-c instructi	on)		08 Jul 202	4 12: 28: 58	Page	18
LOC	OBJECT CODE	ADDR1	ADDR2	STMF						
00001420 00001428	00640064 00640064 50515253 54555657			710	DC	XL16' 5051525354555	565758595A5B5C5D5E5F'	v2		
00001430 00001438 00001440	58595A5B 5C5D5E5F E0616263 64656667 68696A6B 6C6D6E6F			711	DC	XL16' E061626364656	666768696A6B6C6D6E6F'	v3		
				712 713 * Word 714		VGFM, 2				
00001448 00001448 00001448	00001488	00001448		715+ 716+ 717+T7	DS USING DC	OFD *, R5 A(X7)	base for test data and address of test routing		ne	
0000144C 0000144E 0000144F	0007 00 02			718+ 719+ 720+	DC DC DC	H' 7' X' 00' HL1' 2'	test number m4			
00001450 00001458 0000145C	E5C7C6D4 40404040 000014C0 000014D0			721+ 722+ 723+	DC DC DC	CL8' VGFM A(RE7+16) A(RE7+32)	instruction name address of v2 source address of v3 source			
00001460 00001464 00001468	000014B0 0000014B0 00000000 00000000			724+ 725+REA7 726+	DC DC DS	A(16) A(RE7) FD	result length result address			
00001470 00001478	00000000 00000000 0000000 00000000			727+V107	DS	XL16	gap V1 output			
00001480 00001488	00000000 00000000			728+ 729+* 730+X7	DS DS	FD OF	gap			
00001488 0000148E 00001494	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	731+ 732+ 733+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decode load v3 source	r		
0000149A 000014A0 000014A6	E771 0000 0806 E766 7000 2EB4 E760 5028 080E		0000000 00001470	734+ 735+ 736+	VL VGFM VST	v23, 0(R1) V22, V22, V23, 2 V22, V107	use v23 to test decode test instruction (des save v1 output		ce)	
000014AC 000014B0 000014B0	07FB			737+ 738+RE7 739+	BR DC	R11 OF R5	return xl16 expected result			
000014B0 000014B8 000014C0	28F8A9F9 80D000D0 00D000D0 00D000D0 50515253 54555657			740 741	DC DC	XL16' 28F8A9F980D00	OODOOODOOODOOODO' 565758595A5B5C5D5E5F'	expected rev2	e <b>sul</b> t	
000014C8 000014D0	58595A5B 5C5D5E5F E0616263 64656667			742	DC		666768696A6B6C6D6E6F'	v2 v3		
000014D8	68696A6B 6C6D6E6F			743 744 * Double						
000014E0		00001450		745 746+	DS _	VGFM 3 OFD				
000014E0 000014E0 000014E4	00001520 0008	000014E0		747+ 748+T8 749+	USI NG DC DC	A(X8) H' 8'	base for test data and address of test routin test number		ne	
000014E6 000014E7 000014E8	00 03 E5C7C6D4 40404040			750+ 751+ 752+	DC DC DC	X' 00' HL1' 3' CL8' VGFM	m4 instruction name			
000014F0 000014F4 000014F8	00001558 00001568 00000010			753+ 754+ 755+	DC DC DC	A(RE8+16) A(RE8+32) A(16)	address of v2 source address of v3 source result length			
000014FC 00001500 00001508	00001548 00000000 00000000 00000000 00000000			756+REA8 757+ 758+V108	DC DS DS	A(RE8) FD XL16	result address gap V1 output			
					-		1			

ASMA Ver.	0. 7. 0 zvector- e7- 0	2-VGFM (Zv	ector E7 VI	RR-c instructi	on)		08 Jul 2024	1 12: 28: 58	Page	19
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00001510	0000000 00000000									
00001518	00000000 00000000			759+	DS	FD	gap			
00001500				760+*	DC	OF				
00001520 00001520	E310 5010 0014		00000010	761+X8 762+	DS LGF	OF R1, V2ADDR	load v2 source			
	E761 0000 0806		00000010	763+	VL	v22, 0(R1)	use v22 to test decoder	•		
0000152C	E310 5014 0014		0000014	<b>764</b> +	LGF	R1, V3ADDR	load v3 source			
00001532	E771 0000 0806		0000000	765+	VL	v23, 0(R1)	use v23 to test decoder		Į.	
00001538 0000153E	E766 7000 3EB4 E760 5028 080E		00001508	766+ 767+	VGFM VST	V22, V22, V23, 3 V22, V108	test instruction (dest	is a source	ce)	
0000153E 00001544	07FB		00001308	767+ 768+	BR	R11	save v1 output return			
00001548	0.12			769+RE8	DC	0F	xl 16 expected result			
00001548				770+	DROP	R5	•	_	_	
00001548				771	DC	XL16' 29E8A8E9ABEA	AAEB81C001C001C001C0'	expected re	esul t	
$00001550 \\ 00001558$				772	DC	YI 16' 505159595455	565758595A5B5C5D5E5F'	v2		
00001560				112	ЪС	ALIU JUJIJAJJJ4JJ	JOJ / JOJ JJAJBJCJ DJEJI	V &		
00001568	E0616263 64656667			773	DC	XL16' E061626364650	666768696A6B6C6D6E6F'	v3		
00001570	68696A6B 6C6D6E6F									
				774						
				776 * case 2						
				777 *						
				778 * Byte						
00001579				779 780+	VRR_C DS	VGFM, O OFD				
00001578 00001578		00001578		781+	USI NG		base for test data and	test routin	ne	
00001578	000015B8	00001070		782+T9	DC	A(X9)	address of test routine			
0000157C	0009			783+	DC	H' 9'	test number			
0000157E 0000157F				784+ 785+	DC DC	X' 00' HL1' 0'	4			
	00 E5C7C6D4 40404040			786+	DC DC	CL8' VGFM	m4 instruction name			
00001588	000015F0			787+	DC	A(RE9+16)	address of v2 source			
0000158C	00001600			788+	DC	A(RE9+32)	address of v3 source			
00001590	0000010			789+	DC	A(16)	result length			
00001594 00001598	000015E0 0000000 00000000			790+REA9 791+	DC DS	A(RE9) FD	result address			
000015A0	00000000 00000000			792+V109	DS	XL16	gap V1 output			
000015A8	00000000 00000000						•			
000015B0	00000000 00000000			793+ 704 · *	DS	FD	gap			
000015B8				794+* 795+X9	DS	0F				
000015B8	E310 5010 0014		0000010	<b>796</b> +	LGF	R1, V2ADDR	load v2 source			
000015BE	E761 0000 0806		00000000	<b>797</b> +	VL	v22, 0(R1)	use v22 to test decoder			
000015C4	E310 5014 0014		00000014	798+	LGF	R1, V3ADDR	load v3 source	•		
000015CA 000015D0	E771 0000 0806 E766 7000 0EB4		00000000	799+ 800+	VL VGFM	v23, 0(R1) V22, V22, V23, 0	use v23 to test decoder test instruction (dest		re)	
000015D6	E760 5028 080E		000015A0	801+	VST	V22, V109	save v1 output	. 15 a Soult		
000015DC	07FB			802+	BR	R11	return			
000015E0				803+RE9	DC	OF D5	xl16 expected result			
000015E0 000015E0	05E605E6 05E605E6			804+ 805	DROP DC	R5 XI 16' 05F605F605F6	05E605E605E605E6071E'	expected re	t luza	
000015E0 000015E8	05E605E6 05E6071E			<del>000</del>	DC	ALIU UULUUUEUUULU	OCCOOLOUSEOU/ IE	слрессей Те	CSUIL	
000015F0	50515253 54555657			806	DC	XL16' 505152535455	565758595A5B5C5D5E5F'	v2		
000015F8	58595A5B 5C5D5E5F			007	DC	VI 101 EOEODOGODO LO	000000000000000000000000000000000000000	0		
00001600	F6E6D6C6 B6A69686			807	DC	ALIO FOEGUGCOBGAG	9686766656463626160E'	v3		

854+V1011

855+

**856**+\*

857+X11

DS

DS

DS

**XL16** 

gap

FD

0F

000016D0

000016D8


000016E0


000016E8

0000000 00000000

0000000 00000000

ASMA Ver.	0. 7. 0 zvector- e7-	02-VGFM (Zv	ector E7	VRR-c instructi	on)			08 Jul	2024	12: 28: 58	Page	22
LOC	OBJECT CODE	ADDR1	ADDR2	STMF								
000017E0				907 E7TESTS	DS	OF						
000017E0				908 909+TTABLE	PTTA DS	OF						
000017E0	000010B8			910+	DC DC	A(T1)	TEST &CUR					
000017E0	00001020			911+	DC	A(T2)	TEST &CUR					
000017E8	000011E8			912+	DC	A(T3)	TEST &CUR					
000017EC	00001280			913+	DC	A(T4)	TEST &CUR					
000017F0	00001318			914+	DC	A(T5)	TEST &CUR					
000017F4	000013B0			915+	DC	A(T6)	TEST &CUR					
000017F8	00001448			916+	DC	A(T7)	TEST &CUR					
000017FC	000014E0			917+	DC	A(T8)	TEST &CUR					
00001800	00001578			918+	DC	A(T9)	TEST &CUR					
00001804	00001610			919+	DC	A(T10)	TEST &CUR					
00001808	000016A8			<b>920</b> +	DC	A(T11)	TEST &CUR					
0000180C	00001740			921+	DC	A(T12)	TEST &CUR					
				922+*				_				
00001810	0000000			923+	DC	A(0)	END OF TABL	E				
00001814	0000000			924+	DC	A(0)						
00001010	0000000			925	20	71.01	TWD 07 TABLE					
00001818	00000000			926	DC	F' 0'	END OF TABLE					
0000181C	0000000			927	DC	F' 0'						





ASMA Ver. 0.7.0 zvect	tor-e7-02-VGFM (Zvector E7 VRR-c i	nstruction)	08 Jul 2024	12: 28: 58	Page	31
STMT	FILE NAME					
1 /home/tn529/shar	redvfp/tests/zvector-e7-02-VGFM as	m				
** NO ERRORS FOUND **						