## Lab 1 Report

Hao Xu

## 1. Spike model and co-sim

# 1.1 Spike model (with Risc-V pk) execution correctness

The program for test is a simple C program that calculates the sum from 1 to 9.

```
1 //
2 // main.c
3 // test
4 //
5 // Created by 许昊 on 2022/10/14.
6 //
7
8 #include <stdio.h>
9
10 int main(int argc, const char * argv[]) {
11    int a = 0;
12    for ( int i = 0; i < 10; ++i){
13         a += i;
14    }
15    printf("%d\n",a);
16    return 0;
17 }
```

The result using Spike with PK is as follows:

```
[[xuhao@server1 workspace]$ spike $PK test
bbl loader
45
[xuhao@server1 workspace]$
```

### 1.2 GreenRio core RTL execution correctness

Load the hex elf file in the memory:

```
dpram64 #(
    .SIZE(1<<16), // byte
    .mem_clear(1'b1),
    .memfile("isatest/rv64ui-p-andi.hex")
) magicmemory(
    .clk(clk),
    .we(s1_we),
    .din(s1_wdat),
    .waddr(s1_adr),
    .raddr(s1_adr),
    .dout(s1_rdat)
);</pre>
```

### Simulate:

```
RTLPATH = ../rtl/lab_1/src \
         ../rtl/lab_1/src/cache \
         ../rtl/lab_1/src/cache/cacheblock \
         ../rtl/lab_1/src/core_empty \
         ../rtl/lab_1/src/core_empty/lsu \
         ../rtl/lab_1/src/core_empty/pipeline \
         ../rtl/lab_1/src/core_empty/units \
10
     RTLFILE += $(foreach p,$(RTLPATH),$(wildcard $(p)/*.v $(p)/*.sv))
     CFILE = plug.cpp
12
13
     VCSFLAG = -full64 +v2k -kdb -debug_access+all +define+DUMPON+CPLUG \
         -sverilog +vcs+lic+wait +vc+list +vpi \
15
         -timescale=1ns/1ps -v2k_generate +incdir+../rtl/lab_1/src
16
17
18
     compile:
19
         vcs $(VCSFLAG) $(RTLFILE) $(CFILE) -top tb_hehe
```

```
Parsing design file './tb_hehe.v'
Parsing design file './dpram64.sv'
Parsing design file './wb_arb.sv'
Parsing design file './wb_interconnect.sv'
Top Level Modules:
        tb_hehe
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
8 modules and 0 UDP read.
recompiling module l1dcache
recompiling module l1icache_32
recompiling module backend
recompiling module counter_rob
recompiling module csr
recompiling module tb_hehe
recompiling module dpram64
recompiling module wb_interconnect
All of 8 modules done
make[1]: Entering directory '/work/stu/xuhao/workspace/CPULAB/riosclass_template/verilog/NewTop/csrc'
make[1]: Leaving directory '/work/stu/xuhao/workspace/CPULAB/riosclass_template/verilog/NewTop/csrc'
make[1]: Entering directory '/work/stu/xuhao/workspace/CPULAB/riosclass_template/verilog/NewTop/csrc'
```

#### Run the simulation result:

# 1.3 Spike model + GreenRio RTL co-simulation system

### 1.3.1 Run the elf file on the spike emulator and print the log

The result with log is as follows:

```
[[xuhao@server1 elf]$ spike -l rv64ui-p-andi > 1.log
       0: 0x00000000000001000 (0x00000297) auipc
                                                  t0, 0x0
       0: 0x00000000000001004 (0x02028593) addi
                                                  a1, t0; 32 orresponding results: rec
                                                 a0, mhartid
       0: 0x00000000000001008 (0xf1402573) csrr
core
                                                 t0, 24(t0) + RTL co-sim: transactio
       0: 0x00000000000000100c (0x0182b283) ld
core
       0: 0x00000000000001010 (0x00028067) jr
                                                  t0
core
       0: 0x00000000800000000 (0x0480006f) j
                                                  pc + 0x48
core
                                                 ra, 0
       0: 0x0000000080000048 (0x00000093) li
core
       0: 0x000000008000004c (0x00000113) li
                                                 sp, 0
core
       0: 0x0000000080000050 (0x00000193) li
                                                  gp, 0
core
       0: 0x0000000080000054 (0x00000213) li
                                                  tp, 0
core
       0: 0x0000000080000058 (0x00000293) li
                                                  t0, 0
core
       0: 0x000000008000005c (0x00000313) li
                                                  t1, 0
core
       0: 0x0000000080000060 (0x00000393) li
                                                  t2, 0
core
       0: 0x0000000080000064 (0x00000413) li
core
                                                  s0,
      0: 0x0000000080000068 (0x00000493) li
                                                  s1, 0
core 0: 0x0000000008000006c (0x000000513) li
```

## 1.3.2 Have GreenRio run the risc-v elf in an RTL simulation environment and get the corresponding results

### 2. Open EDA flow

### 2.1 GreenRio core logic synthesis by yosys

Configure the OpenLane environment and test:

```
[INFO]: There are no setup violations in the design at the typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
[WARNING]: Current core area is too small for a power grid. The power grid will be minimized.

Basic test passed
```

### GreenRio core logic synthesis:

```
[OpenLane Container (e3o5189):/openlane$ ./flow.tcl -design hehe
OpenLane e3a5189a1b0fc4290686fcf2ae46cd6d7947cf9f
All rights reserved. (c) 2020-2022 Efabless Corporation and contributors.
Available under the Apache License, version 2.0. See the LICENSE file for more details.

[INFO]: Using configuration in 'designs/hehe/config.tcl'...
[INFO]: PDK Root: /work/stu/xuhao/tools/OpenLane/pdks
[INFO]: Process Design Kit: sky130A
[INFO]: Standard Cell Library: sky130_fd_sc_hd
[INFO]: Optimization Standard Cell Library: sky130_fd_sc_hd
[INFO]: Run Directory: /openlane/designs/hehe/runs/RUN_2022.10.26_14.33.51
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis (log: designs/hehe/runs/RUN_2022.10.26_14.33.51/logs/synthesis/1-synthesis.log)...
```

#### Use a different lib:

# 2.2 GreenRio core gate level netlist + Spike co-sim execution correctness

### Get the gate level netlist file

(the file path is as follows: RUN\_2022.10.26\_15.05.51/results/synthesis/hehe.v)