

Class	:		
Batch	:		
Roll. No	:		
ABC ID	:		
Assignment No.	:	A.5	
Assignment Name	:	FPGA-LCD Interfacing	
Date Of Performance	:		

### **BLOCK DIAGRAM**





### **FUNCTION TABLE**

rst	clk_12MHz / 65536	lcd_data	lcd_rs	lcd_en
1	Х	38h	0	Х
0	1	06h	0	1
0	1	0Ch	0	1
0	1	01h	0	1
0	1	50h (P)	1	1
0	1	49h (I)	1	1
0	1	43h (C)	1	1
0	1	54h (T)	1	1
0	1	20h ( )	1	1


### MAIN VHDL MODEL ( MVM )


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity LCD_FSM is
Port ( rst : in std_logic;
                                      -- reset
     clk_12Mhz : in std_logic;
                                      -- high freq. clock
     lcd_rs : out std_logic;
                                      -- LCD RS control
      lcd_en : out std_logic;
                                      -- LCD Enable
      lcd_data : out std_logic_vector(7 downto 0)); -- LCD Data port
end LCD_FSM;
architecture Behavioral of LCD_FSM is
signal div: std_logic_vector(15 downto 0); --- delay timer 1
signal clk_fsm,lcd_rs_s: std_logic;
-- LCD controller FSM states
type state is (reset,func,mode,cur,clear,d0,d1,d2,d3,d4,hold);
signal ps1,nx : state;
signal dataout_s: std_logic_vector(7 downto 0); --- internal data command multiplexer
begin
---- clk divider -----
process(rst,clk 12Mhz)
begin
if(rst = '1')then
       div <= (others=>'0');
elsif( clk_12Mhz'event and clk_12Mhz ='1')then
       div \le div + 1;
```

```
end if;
end process;
clk_fsm <= div(15);
---- Presetn state Register -----
process(rst,clk_fsm)
begin
if(rst = '1')then
      ps1
             <= reset;
elsif (rising_edge(clk_fsm)) then
      ps1
           <= nx;
end if;
end process;
---- state and output decoding process
process(ps1)
begin
case(ps1) is
      when reset =>
                    nx <= func;
                    lcd_rs_s <= '0';
                    dataout_s
                                 <= "00111000"; -- 38h
      when func
                    =>
                        <= mode;
                    nx
                    lcd_rs_s <= '0';
                                  <= "00111000"; -- 38h
                    dataout_s
      when mode
                    =>
                    nx <= cur;
                    lcd_rs_s <= '0';
dataout_s <= "00000110"; -- 06h
      when cur
                    =>
                        <= clear;
                    nx
                    lcd_rs_s <= '0';
                    dataout_s
                                 <= "00001100"; -- OCh curser at starting point of
line1
      when clear=>
                    nx <= d0;
                    lcd_rs_s
                               <= '0';
                    dataout_s
                                 <= "00000001"; -- 01h
      when d0
                    =>
                                  <= '1';
                    lcd_rs_s
                    dataout_s
                                  <= "01010000";
                                                      -- P ( Decimal = 80 , HEX = 50 )
```


```
<= d1;
                     nx
       when d1
                     =>
                                  <= '1';
                     lcd_rs_s
                                   <= "01001001"; -- I ( Decimal = 73 , HEX = 49 )
                     dataout_s
                     nx <= d2;
       when d2
                     =>
                                  <= '1';
                     lcd_rs_s
                     dataout_s
                                  <= "01000011"; -- C ( Decimal = 67 , HEX = 43 )
                           <= d3;
       when d3
                     =>
                     lcd_rs_s
                                  <= '1';
                     dataout_s
                                   <= "01010100"; -- T ( Decimal = 84 , HEX = 54 )
                           <= d4;
       when d4
                     =>
                                  <= '1';
                     lcd_rs_s
                     dataout_s
                                  <= "00100000"; -- space ( Decimal = 32 , HEX = 20 )
                           <= hold;
       when hold
                     =>
                     lcd_rs_s
                                  <= '0';
                     dataout_s <= "00000000"; -- hold ( Decimal = 32 , HEX = 00 ) ,
NULL
                            <= hold;
                     nx
when others=>
                     nx
                            <= reset;
                                   <= '0';
                     lcd rs s
                     dataout_s <= "00000001"; -- CLEAR ( Decimal = 1 , HEX = 01 )
end case;
end process;
lcd_en <= clk_fsm;</pre>
lcd_rs <= lcd_rs_s;</pre>
lcd_data <= dataout_s;</pre>
end Behavioral;
```

# RTL SCHEMATIC:





# **TECHNOLOGY SCHEMATIC**



### **SYNTHESIS REPORT**

### a) Device Utilization Summary:

\_\_\_\_\_\_

Final Report

\_\_\_\_\_

**Final Results** 

RTL Top Level Output File Name : LCD FSM.ngr Top Level Output File Name : LCD FSM

: NGC **Output Format** Optimization Goal : Speed Keep Hierarchy : No

**Design Statistics** 

: 12 # IOs

Cell Usage:

# BELS : 58 # GND : 1 : 1 # INV LUT1 : 15 # LUT2 : 1 # LUT3 : 3 # LUT4 : 4 # MUXCY : 15 # MUXF5 : 1 # VCC : 1 : 16 XORCY # FlipFlops/Latches : 26 FDC : 25 FDP : 1 # Clock Buffers : 1 BUFGP : 1 # IO Buffers

### Device utilization summary:

**IBUF** 

**OBUF** 

Selected Device: 3s250epq208-5

Number of Slices: 15 out of 2448 0% Number of Slice Flip Flops: 26 out of 4896 0% Number of 4 input LUTs: 24 out of 4896 0%

: 11

: 10

: 1

Number of IOs: 12


Number of bonded IOBs: 12 out of 158 7% Number of GCLKs: 1 out of 24 4%

### b) **TIMING REPORT:**

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.


FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT

GENERATED AFTER PLACE-and-ROUTE.



INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer\_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:



Timing Summary:

Speed Grade: -5

-----

peca Grade. 3

Minimum period: 3.676ns (Maximum Frequency: 272.072MHz)
Minimum input arrival time before clock: No path found
Maximum autout required time after clock: F. 5.77ns

Maximum output required time after clock: 5.537ns Maximum combinational path delay: No path found

Timing Detail:

-----

All values displayed in nanoseconds (ns)

## **TESTBENCH VHDL MODEL (TVM)**

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY LCD Test IS
END LCD_Test;
ARCHITECTURE behavior OF LCD_Test IS
  -- Component Declaration for the Unit Under Test (UUT)
  COMPONENT LCD_FSM
  PORT(
    rst: IN std logic;
    clk_12Mhz: IN std_logic;
    lcd_rs : OUT std_logic;
    lcd en: OUT std logic;
    lcd_data : OUT std_logic_vector(7 downto 0)
    );
  END COMPONENT;
 --Inputs
 signal rst : std_logic := '0';
 signal clk_12Mhz : std_logic := '0';
       --Outputs
 signal lcd_rs : std_logic;
 signal lcd_en : std_logic;
 signal lcd_data : std_logic_vector(7 downto 0);
 -- Clock period definitions
 constant clk_12Mhz_period : time := 10 ns;
BEGIN
       -- Instantiate the Unit Under Test (UUT)
 uut: LCD_FSM PORT MAP (
     rst => rst,
     clk_12Mhz => clk_12Mhz,
     lcd rs => lcd rs,
     lcd_en => lcd_en,
     lcd_data => lcd_data
    );
 -- Clock process definitions
 clk_12Mhz_process :process
 begin
```

## **ISIM WAVEFORMS** × $\times$ Sim Time: 501,101,000,000 ps 10 ms 1 Re-launch 8 = > 1.00s M 7 ms • ¢" 4\_ 9 ms **----**50 ŧ 녣 54 5 ms (55) E. Ø, 5 E3 1 4 ms 49 Ž 2 ಬ rD. $\square$ ď 0 Default.wcfg\* Help 18 98 8 I ms X1: 6.220000000 ms 己 S Simulation Window 88 @ 凞 Float (P.20131013) - [Default.wcfg\*] $\times$ 0 ms >6 Name Us rst Us ck\_12m Us rd\_rs Us rd\_rs Us rd\_dat Us ck\_12m Us ck\_12m View

HARSH 12

● ● ● ● ● ● ● ● ● ● ● ■ □

13

Edit 1 File

#### **PIN-LOCKING REPORT**

### # PlanAhead Generated physical constraints

```
NET "clk_12Mhz" LOC = P80;

NET "rst" LOC = P204;

NET "lcd_rs" LOC = P48;

NET "lcd_en" LOC = P49;

NET "lcd_data[0]" LOC = P47;

NET "lcd_data[1]" LOC = P41;

NET "lcd_data[2]" LOC = P39;

NET "lcd_data[3]" LOC = P35;

NET "lcd_data[4]" LOC = P33;

NET "lcd_data[5]" LOC = P31;

NET "lcd_data[6]" LOC = P29;

NET "lcd_data[7]" LOC = P24;
```

#### **CONCLUSION**

## Thus, we have:

- 1) Modeled a FPGA-LCD Interfacing using <u>Behavioral Modeling Style</u>.
- 2) Observed following Schematics: RTL & Technology Schematics generated Post-Synthesis.
- 3) Interpreted <u>Device Utilization Summary</u> in terms of <u>LUTs</u>, <u>SLICES</u>, <u>IOBs, Multiplexers</u> &D FFs used out of the available device resources.
- 4) Interpreted the <u>TIMING Report</u> in terms of Maximum combinational delay as indicative of the Maximum Operating Frequency.
- 5) Written a <u>TESTBENCH</u> to verify the functionality of FPGA-LCD Interfacing & verified the functionality asper the FUNCTION-TABLE, by observing <u>ISIM Waveforms</u>.
- 6) Used PlanAhead Editor for pin-locking.
- 7) <u>Prototyped</u> the FPGA <u>XC3S250EPQ208-5</u> to realize FPGA-LCD Interfacing & verified its operation by givingsuitable input combinations.