

Current OTA Sizing Flow

1. Testbench Configuration

Testbench: default

Design: Tese/AMP_Vtemp_gen/schematic

Analyses:

- DC Operating Point (dc_op)
- Loop Stability (1stb): Logarithmic sweep from 1 MHz to 13 GHz

Corner: STB_Typ (Temperature 25°C, Typical Extraction Models)

2. Output Expressions

OUTPUT	EXPRESSION
V_{out}	v(/Vout)
V_x	v(/Vx)
Gain Margin	meas(gain_margin)
Gain Margin Frequency	meas(gain_margin_freq)
Phase Margin	meas(phase_margin)
Phase Margin Frequency	meas(phase_margin_freq)
Unity Gain Frequency	meas(unity_gain_freq)
Loop Gain Min Frequency	meas(loop_gain_minifreq)