Getting good performance from your application

Tuning techniques for serial programs on cache-based computer systems

Overview

- Introduction
- Memory Hierarchy
- General Optimization Techniques
- Compilers
- Analysis Tools
- Tuning Guide



Application Tuning

Introduction



January 2019

02614 - High-Performance Computing

3

Introduction

Moore's Law

- Popular version:
 - □ "CPU speed usually doubles every 18 months."
- More correct version:
 - "The number of transistors per integrated circuit will double every 18 months."




Introduction

Gordon Moore - co-founder of Intel

"I never said 18 months. I said one year, and then two years ... Moore's Law has been the name given to everything that changes exponentially. ... If Gore invented the Internet, I invented the exponential."

- Gordon Moore in an interview (2000)





January 2019


02614 - High-Performance Computing

5

Moore's Law

Introduction

Moore's Law







January 2019

Application Tuning

Introduction






02614 - High-Performance Computing

Introduction

January 2019



7

Introduction

- □ CPU speed usually doubles every 18-24 months (not true any longer!).
- Development on the memory side is much slower (~ 6 years!).
- Memory speeds catch up but also have to serve more cores!
- Something you should have in mind when designing your program!



January 2019

02614 - High-Performance Computing

9

Introduction

□ DDR2 specs (1.8V)

Standard name	Memory clock	Cycle time	I/O Bus clock	Data transfers per second
DDR2-400	100 MHz	10 ns	200 MHz	400 Million
DDR2-533	133 MHz	7.5 ns	266 MHz	533 Million
DDR2-667	166 MHz	6 ns	333 MHz	667 Million
DDR2-800	200 MHz	5 ns	400 MHz	800 Million
DDR2-1066	266 MHz	3.75 ns	533 MHz	1066 Million


□ DDR3 specs (1.5V)

Standard name	Memory clock	Cycle time	I/O Bus clock	Data transfers per second
DDR3-800	100 MHz	10 ns	400 MHz	800 Million
DDR3-1066	133 MHz	7.5 ns	533 MHz	1066 Million
DDR3-1333	166 MHz	6 ns	667 MHz	1333 Million
DDR3-1600	200 MHz	5 ns	800 MHz	1600 Million



Motivation for Application Tuning

time flow in a computational task (simplified picture):





January 2019

02614 - High-Performance Computing

11


Application Tuning

The Memory Hierarchy

Application Tuning

The Memory Hierarchy

Intuitive Performance Graph:






January 2019

02614 - High-Performance Computing

13

The Memory Hierarchy




Memory Optimization:
Keep frequently used data close to the processor



Application Tuning

The Memory Hierarchy

Performance is not uniform:






January 2019

02614 - High-Performance Computing

The Memory Hierarchy




Intel Xeon X5550, 2.67 GHz, 8 MB L3 cache (release: Q1/2009)



15

The Memory Hierarchy







January 2019

02614 - High-Performance Computing

The Memory Hierarchy

- Memory plays a crucial role in performance
- Not accessing memory in the right way will degrade performance on all computer systems
- The extent of degradation will depend on the system
- Knowledge about the relevant memory characteristics helps to write code that minimizes those problems



Caches - and all that ...

How do those caches work?



January 2019

02614 - High-Performance Computing

21


Caches

- Cache memory or cache for short (from French: cacher – to hide): fast buffers that help to hide the memory latency
- One distinguishes between
 - data cache
 - instruction cache
 - address cache (also called TLB Translation Lookaside Buffer) – mapping between virtual and physical addresses



Cache Lines

- To get good performance, optimal use of the caches is crucial
- ☐ The unit of transfer is a "cache line":
 - linear structure of fixed length (bytes)
 - fixed starting address in memory





January 2019

02614 - High-Performance Computing

23

Cache Organisation

Direct Mapped:

- Each memory address maps onto exactly one line in cache
- simple and efficient
- built-in replacement policy
- easy to scale to larger sizes
- downside: no control by usage danger of replacing data that will be needed again soon



Cache Organisation

Fully Associative:

- Every memory address can be mapped anywhere in cache
- Need to track usage of cache lines
- Requires a replacement policy, e.g.
 - least recent used (LRU),
 - □ least frequent used (LFU),
 - random, etc
- Doesn't scale well to large sizes
- Costly design



January 2019


02614 - High-Performance Computing

25

Cache Organisation

N-way Set Associative:


Sets of direct mapped caches:





Memory access

- Memory has a 1-dimensional linear structure
- Accessing vector elements:




Memory access

January 2019

Access to multi-dimensional arrays depends on how data is stored:

02614 - High-Performance Computing




Bad memory access has a huge impact on performance!!!



Application Tuning

Memory access

Accessing 2d arrays in C – row wise:






January 2019

02614 - High-Performance Computing

29

Memory access

Accessing 2d arrays in C - column wise:



Application Tuning

The TLB cache

- the Translation Lookaside Buffer (TLB) translates virtual memory addresses (in your application) to physical addresses
- also called 'address cache'
- □ unit: page typical size 4kB
- creation of lookup table is an expensive operation
- □ cost: 10 100 clock cycles/miss
- modern CPUs are having advanced TLBs
 - support for variable page sizes





January 2019

02614 - High-Performance Computing

31

Memory access – TLB misses





- = TLB miss
 = D-cache miss
 = Cached elements
 = Virtual memory page
- If the entire matrix fits in the cache, the access pattern hardly matters.
- For large (out-of-cache) matrices, the access pattern <u>does</u> matter – both data cache and TLB misses



About cache misses

Some simple rules:

- You cannot avoid cache misses they are part of the nature of cache-based systems …
- ... but you should try to minimize them to get good performance



January 2019

02614 - High-Performance Computing

33

Cache Line Utilization

Two key rules: Maximize ...

- □ Spatial locality ⇒ Use all data in one cache line
 - depends on storage layout
 - depends on access patterns
 - □ stride = 1 is good
 - random access is really bad
- □ Temporal locality ⇒ Re-use data in a cache line
 - depends on algorithm used



Some Terminology




January 2019

02614 - High-Performance Computing

35

Terminology: Pipelining



Rule of thumb: keep the pipeline filled for good performance!



("start-up" time)

Terminology: Superscalar (or ILP)

- □ N-way superscalar:
 - Execute N instructions at the same time
- □ This is also called <u>Instruction Level Parallelism</u> (ILP)

	slot 1	slot 2	slot 3	slot 4	
cycle 1					4-way superscalar
cycle 2	not used				3-way superscalar
cycle 3		not used	not used		2-way superscalar
cycle 4	not used			not used	
cycle 5			not used		2-way superscalar 3-way superscalar

- ☐ The hardware has to support this, but it is up to the software to take advantage of it
- Often there are restrictions which instructions can be "bundled"
- □ These are documented in the Architecture Reference Manual for the microprocessor



January 2019

02614 - High-Performance Computing

37

Latency and Bandwidth

Latency:

- the time it takes from the initiation of an action till you have the first result
- unit: time

Bandwidth:

- how many
 - actions can be carried out,
 - results can be obtained,

within a given time

□ unit: #/time



General Optimization Techniques



January 2019

02614 - High-Performance Computing

39

Optimization Techniques - Overview

- Most optimization techniques are "loop based"
- Loop based optimizations:
 - Interchange
 - Fission and Fusion
 - Unrolling
 - Blocking



Optimization Techniques - Overview

- Designing your data structures the "right way" can also be important
- Other techniques:
 - De-vectorization
 - Stripmining



January 2019

02614 - High-Performance Computing

41

Application Tuning

Loop based optimizations



Coding style: array indexing

- ☐ To apply safe transformations, the compilers have to analyze data dependencies in a loop
- Explicit expressions will help the compilers to do a good job in loop optimization

```
Good

for(i=0; i<m; i++)

for (j=0; j<n; j++)

.. a[i][j] ..
```

```
(*)Reasonable

for(i=0; i<m; i++)

for (j=0; j<n; j++)

.. a[i*n+j] ..
```

```
for(i=0; i<m; i++)
for (j=0; j<n; j++)
    .. a[indx[i][j]] ..</pre>
```



(*) harder to read for a human, but might be better for the compiler!

January 2019 02614 - High-Performance Computing

43

Loop Interchange

```
DO I = 1, M

DO J = 1, N

A(I,J) = B(I,J) + C(I,J)

END DO

END DO

Interchange loops

DO J = 1, N

DO I = I, M

A(I,J) = B(I,J) + C(I,J)


END DO

END DO
```

- The matrices are accessed over the second dimension first
- This is the wrong order in Fortran
- A loop interchange solves the problem
- In C, the situation is reversed:
 - row access is okay
 - column access is bad



Loop Fission





January 2019

02614 - High-Performance Computing

45

Loop Fusion

```
for (i=0; i<n; i++)
    a[i] = 2 * b[i];

for (i=0; i<n; i++)
    c[i] = a[i] + d[i];

Fusion</pre>
```

- ♦ Assume that 'n' is large
- In the second loop, a[i] will no longer be in the cache
- Fusing the loops will ensure a[i] is still in the cache when needed


Note that it is possible to apply fusion to loops with (slightly) different boundaries

In such a case, some iterations will have to be 'peeled' off

```
for (i=0; i<n; i++)
{
    a[i] = 2 * b[i];
    c[i] = a[i] + d[i];
}</pre>
```



Fission and Fusion – Summary



Fission

- Reduce register pressure
- ✓ Enable loop interchange
- ✓ Isolate dependencies
- Increase opportunities for optimization (e.g. vectorization of intrinsics)

Fusion

- ✓ Reduce cache reloads
- ✓ Increase Instruction Level Parallelism (ILP)
- ✓ Reduce loop overhead



January 2019

02614 - High-Performance Computing

47

Inner Loop Unrolling

Through unrolling, the loop overhead ('book keeping') is reduced

```
for (i=0; i<n; i++)
    a[i] = b[i] + c[i];

Loop is unrolled
    with a factor of 4

for (i=0; i<n; i+=4)
{
    a[i] = b[i] + c[i];
    a[i+1] = b[i+1] + c[i+1];
    a[i+2] = b[i+2] + c[i+2];
    a[i+3] = b[i+3] + c[i+3];
}
<clean-up loop>
```

```
Loads : 2
Stores : 1
FP Adds : 1
I=I+1
Test I < N ?
Branch
Addr. incr: 3
```

```
Loads : 8
Stores : 4
FP Adds : 4
I=I+4
Test I < N ?
Branch
Addr. incr: 3
```

Note: the amount of addressing needed in reality is less



for (1=0; 1< m-m%4; 1+=4)for (i=0; i< m; i++)for(j=0; j<n; j++) for(j=0; j< n; j++)a[i] += b[i][j] * c[j];a[i] += b[i][j] * c[j]; for(j=0; j<n; j++) Outer loop a[i+1] += b[i+1][j] * c[j];unrolling for(j=0; j< n; j++)a[1+2] += b[1+2][j] * c[j];for (j=0; j< n; j++)Unroll and Jam a[i+3] += b[i+3][j] * c[j];for (1=m-m%4; 1<m; 1++) clean-up loop for (i=0; i< m-m%4; i+=4)for(j=0; j< n; j++)a[1] += b[1][1] * c[1];for(j=0; j<n; j++) Jam the loops a[i] += b[i][j] * c[j]; together again a[i+1] += b[i+1][j] * c[j];a[i+2] += b[i+2][j] * c[j];a[i+3] += b[i+3][j] * c[j];

Outer Loop Unrolling

```
for (i=0; i<m; i++)
  for(j=0; j<n; j++)
  {
    a[i] += b[i][j] * c[j];
  }

for (i=0; i<m; i+=4)
  for(j=0; j<n; j++)
  {
    a[i] += b[i][j] * c[j];
    a[i+1] += b[i+1][j] * c[j];
    a[i+2] += b[i+2][j] * c[j];
    a[i+3] += b[i+3][j] * c[j];
  }
<clean-up loop>
```

- Advantage:
 - c[j] is re-used 3 more times (temporal locality)

Outer Loop Unrolling – how to

◆ Deeper unrolling, say 8, requires more fp registers (17 instead of 9), but improves re-use of c[j]



January 2019

02614 - High-Performance Computing

49

Application Tuning

for (i=m-m%4; i< m; i++)

for(j=0; j<n; j++)

a[i] += b[i][j] * c[j];

clean-up loop

Loop unrolling - structure

```
for (i=0; i< n; i++)
                                          DO I = 1, N
                                                    (I)
             [i]
                                          END DO
                          Loop unroll factor
                              is "unroll"
for(1=0;1<n-n%unroll;1+=unroll)
                                     DO I = 1, N-mod(N,unroll), unroll
                                         ...(I)
                                         ...(I+1)...
   ...[1+1]...
                                         ...(I+2)...
    ..[1+2]...
                            Unrolled Loop
                                         ...(I+unroll-1)...
    ..[1+unroll-1]...
                                     END DO
                            Cleanup Loop
for (1=n-n%unroll; 1<n; 1++)
                                     DO I = N-mod(N, unroll)+1, N
                                         ... (I) ...
   . . . [1] . . .
                                     END DO
```



January 2019

02614 - High-Performance Computing

51

Loop Unrolling – Summary

- More than one iteration per loop pass
- Inner loop unrolling:
 - reduce loop overhead
 - better instruction scheduling
- Outer loop unrolling:
 - improve cache line usage (spatial locality)
 - re-use data (temporal locality)
- □ Disadvantages:
 - more registers needed, clean-up code required



Loop Unrolling – Compilers

- Compilers do usually a good job in loop unrolling
- there are options to control the unroll depth
 - □ Sun: -xunroll=n (1: no unroll, 2..n: unroll n times)
 - □ gcc: -funroll-loops --params max-unroll-times=n
 - Intel: -unroll[n] (0: disable loop unrolling)



January 2019


02614 - High-Performance Computing


53

Loop Blocking – 1

Transposing a matrix

for (j=0; j<n; j++) for (i=0; i<n; i++) b[j][i] = a[i][j];





- Loop interchange will not help here:
 - Role of 'a' and 'b' will only be interchanged
- ◆ Change of programming language won't help either
- ◆ Unrolling the i-loop can be beneficial, but requires more registers and doesn't address TLB-misses
- Loop blocking achieves good memory performance, without the need for additional registers




Loop Blocking – 2

Blocking and interchanging the I-loop

```
for(il=0; il<n; il+=nbi)
  for (j=0; j<n; j++)
    for (i2=0;i2<MIN(n-i1,nbi);i2++)
    b[j][il+i2] = a[il+i2][j];</pre>
```

- j storage order
- ◆ Parameter 'nbi' is the blocking size
- Should be chosen as large as possible
- * Actual value depends on the cache to block for:
 - ✓ L1-cache
 - ✓ L2-cache
 - ✓ TLB
 - ·





January 2019

02614 - High-Performance Computing

Loop Blocking – Summary

- Powerful technique to improve:
 - memory access (spatial locality)
 - data re-use (temporal locality)
- Preserves portability but blocking size depends on:
 - cache type/level/capacity
 - data requirements



55

Loop Blocking – Summary

Recommendations:

- choose blocking size as large as possible
- leave space for other data
- parameterize cache characteristics, especially size



January 2019

02614 - High-Performance Computing

57

Tricked by the compiler

Fortran code example: long and bulky loop

Moved the 3 lines above the DO loops – no improvement! Compiler had done this already!



Only the programmer knows ...

```
subroutine do calc(...)
subroutine do calc(...)
                            real(8), dimension(N, M, O, P):: r, s, t
real(8), dimension(N, M, O, P):
                            !--- data initialization
!--- data initialization r = 0.0d0; s = 0.0d0
r = 0.0d0; s = 0.0d0; t = 0
                            select case(calc type)
select case(calc type)
                               case (most of the time)
   case(most of the time)
                                 r(i,j,k,l) = r(i,j,k,l) + ...
     r(i,j,k,l) = r(i,j,k,l)
                                 s(i,j,k,l) = s(i,j,k,l) +
     s(i,j,k,l) = s(i,j,k,l)
                               case(rare event)
   case(rare event)
                                 t = 0.0d0
     r(i,j,k,l) = r(i,j,k,l)
                                 r(i,j,k,l) = r(i,j,k,l) + ...
     s(i,j,k,l) = s(i,j,k,l)
                                 s(i,j,k,l) = s(i,j,k,l) + ...
    t(i,j,k,l) = t(i,j,k,l)
                                 t(i,j,k,l) = t(i,j,k,l) +
end select
                            end select
```



Data structure design

Access your data in the right way



- "Good advice" from a HPC tutorial: Use data structures to avoid too many index calculations
- Example: particle simulation in 3D with x, y, z coordinates and some other information about each particle, e.g. distance to origin, particle type

```
\square x[i], y[i], z[i], dist[i], ptype[i]
```

□ turn this into a data structure ...



January 2019

02614 - High-Performance Computing

62

Data structure design

Particle data structure

```
typedef struct particle {
    double x, y, z;
    char ptype;
    double dist;
} particle_t;
```

□ Is this a good idea?



- Answer: It depends ...
 - ... on problem size
 - ... how you access the data
 - □ ... and how often
 - □ ... cache, CPU, etc.
- Example: program with 2 functions/routines
 - calc() accesses all parts of particle t
 - re-use() accesses particle.dist only
 - usage ratio of both functions is 1:1



January 2019

02614 - High-Performance Computing

64

Data structure design

Advantages of the data structure:

- particle_t *p; (and then allocate N)
- easy to pass data in function calls
 - □ func(p, N);
 - \square ... VS func(x, y, z, ptype, dist, N);
- flexible: I can add new elements to particle_t, without having to change the function interfaces/prototypes



Downside of the data structure:

- memory access is no longer optimal
 - neighbouring elements of the same type, e.g. 'x' are no longer 'stride 1':

```
□ x[i] -> x[i+1] : stride 1
```

- p[i].x -> p[i+1].x: ~stride 5 (in this example)
- no good cache line usage
- compiler cannot optimize loops



January 2019

02614 - High-Performance Computing

66

Data structure design

Get the best of both worlds!

- □ instead of using an "array of struct" (AOS),
- we can create a "struct of arrays" (SOA):

```
typedef struct particle {
    double *x, *y, *z;
    char *ptype;
    double *dist;
} particle_t;
```



Downside of the SOA:

- memory allocation is more complicated
 - one call to malloc() for each element
- □ need to change code:
 - □ p[i].x -> p.x[i]
 - \square ... and function prototypes: $f(*p,N) \rightarrow f(p,N)$
- □ but that's a 'one time effort'



January 2019

02614 - High-Performance Computing

68

Data structure design

Advantages of SOA outweigh this by far:

- memory access is optimal again
- □ neighbouring elements of the same type, e.g. 'x' are again 'stride 1':
 - □ p.x[i] -> p.x[i+1]: stride 1
 - □ better cache line usage
 - □ access to single components, e.g. p.dist, do not need to load 'all the rest'
- compiler can optimize loops better



- Example: program with 2 functions/routines
 - calc() accesses all parts of particle_t
 - re-use() accesses particle.dist only
 - usage ratio of both functions is 1:1



January 2019

02614 - High-Performance Computing

70


Data structure design

Comparison – two versions:

- □ aos use 'array of struct'
- □ soa use 'struct of arrays'
- different problem sizes:
 - number of particles








January 2019

02614 - High-Performance Computing

72


Data structure design

Data structure comparison: AoS vs SoA





XeonE5-2660v3 25MB L3 cache






January 2019

02614 - High-Performance Computing

74

Data structure design

Data structure comparison: AoS vs SoA





XeonX5550 8MB L3 cache