

CMOS Static RAM 16K (2K x 8-Bit)

IDT6116SA IDT6116LA

Features

- High-speed access and chip select times
 - Military: 20/25/35/45/55/70/90/120/150ns (max.)
 - Industrial: 20/25/35/45ns (max.)
 - Commercial: 15/20/25/35/45ns (max.)
- Low-power consumption
- Battery backup operation
 - 2V data retention voltage (LA version only)
- Produced with advanced CMOS high-performance technology
- CMOS process virtually eliminates alpha particle soft-error rates
- **◆** Input and output directly TTL-compatible
- Static operation: no clocks or refresh required
- Available in ceramic and plastic 24-pin DIP, 24-pin Thin Dip, 24-pin SOIC and 24-pin SOJ
- Military product compliant to MIL-STD-833, Class B

Description

The IDT6116SA/LA is a 16,384-bit high-speed static RAM organized as 2K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.


Access times as fast as 15ns are available. The circuit also offers a reduced power standby mode. When \overline{CS} goes HIGH, the circuit will automatically go to, and remain in, a standby power mode, as long as \overline{CS} remains HIGH. This capability provides significant system level power and cooling savings. The low-power (LA) version also offers a battery backup data retention capability where the circuit typically consumes only $1\mu W$ to $4\mu W$ operating off a 2V battery.

All inputs and outputs of the IDT6116SA/LA are TTL-compatible. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT6116SA/LA is packaged in 24-pin 600 and 300 mil plastic or ceramic DIP, 24-lead gull-wing SOIC, and 24-lead J-bend SOJ providing high board-level packing densities.

Military grade product is manufactured in compliance to the latest version of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


Functional Block Diagram



FEBRUARY 2001

©2000 Integrated Device Technology, Inc. DSC-3089/03

Pin Configurations



DIP/SOIC/SOJ Top View

Pin Description

Name	Description
A0 - A10	Address Inputs
I/Oo - I/O7	Data Input/Output
cs	Chip Select
₩Ē	Write Enable
ŌĒ	Output Enable
Vcc	Power
GND	Ground

3089 thl 01

NOTES:

Capacitance (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
Cvo	I/O Capacitance	Vout = 0V	8	pF

NOTF:

3089 tbl 03

 This parameter is determined by device characterization, but is not production tested

Absolute Maximum Ratings(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	۰C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TstG	Storage Temperature	-55 to +125	-65 to +150	۰C
Рт	Power Dissipation	1.0	1.0	W
Юит	DC Output Current	50	50	mA

3089 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
 may cause permanent damage to the device. This is a stress rating only and
 functional operation of the device at these or any other conditions above those
 indicated in the operational sections of this specification is not implied. Exposure
 to absolute maximum rating conditions for extended periods may affect
 reliability.
- 2. VTERM must not exceed Vcc +0.5V.

Truth Table⁽¹⁾

Mode	cs	ŌĒ	WE	I/O
Standby	Н	Х	Х	High-Z
Read	L	L	Н	DATAout
Read	L	Н	Н	High-Z
Write	L	Χ	L	DATAIN

NOTE:

1. H = VIH, L = VIL, X = Don't Care.

Recommended Operating Temperature and Supply Voltage

		<u> </u>	
Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Industrial	-45°C to +85°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

3089 tbl 05

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5 ⁽²⁾	V
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2	3.5	Vcc +0.5	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

3089 tbl 06

NOTES

- 1. VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.
- 2. Vin must not exceed Vcc +0.5V.

DC Electrical Characteristics

 $(Vcc = 5.0V \pm 10\%)$

				IDT61	16SA	IDT61		
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current	V _{CC} = Max., V _{IN} = GND to V _{CC}	MIL. COM'L.	_	10 5	_	5 2	μΑ
ILO	Output Leakage Current	V _{CC} = Max., \overline{CS} = V _{IH} , V _{OUT} = GND to V _{CC}	MIL. COM'L.	_	10 5	_	5 2	μA
Vol	Output Low Voltage	IoL = 8mA, Vcc = Min.		_	0.4	_	0.4	V
Vон	Output High Voltage	I _{OH} = -4mA, V _{CC} = Min.		2.4	_	2.4	_	V

3089 tbl 07

DC Electrical Characteristics(1)

(Vcc = 5.0V ± 10%, VLc = 0.2V, VHc = Vcc - 0.2V)

			6116SA15		6116SA20 6116LA20		SA25 LA25	6116SA35 6116LA35		
Symbol	Parameter	Power	Com'l Only	Com'l & Ind	Mil	Com'l & Ind	Mil	Com'l. & Ind.	Mil	Unit
ICC1	Operating Power Supply Current	SA	105	105	130	80	90	80	90	mA
	CS ≤ V _{IL} , Outputs Open Vcc = Max., f = 0	LA	95	95	120	75	85	75	85	
ICC2	Dynamic Operating Current $\overline{CS} \leq V_{IL}$, Outputs Open $V_{CC} = Max.$, $f = f_{MAX}^{(2)}$	SA	150	130	150	120	135	100	115	mA
		LA	140	120	140	110	125	95	105	
ISB	Standby Power Supply Current (TTL Level)	SA	40	40	50	40	45	25	35	mA
	$\overline{CS} \ge V_{H}$, Outputs Open $V_{CC} = Max$., $f = f_{MAX}^{(2)}$	LA	35	35	45	35	40	25	30	
ISB1	Full Standby Power Supply Current (CMOS Level)	SA	2	2	10	2	10	2	10	mA
	$\overline{\text{CS}} \ge \text{VHC}$, $\overline{\text{VCC}} = \text{Max.}$, $\overline{\text{VN}} \le \text{VLC}$ or $\overline{\text{VN}} \ge \text{VHC}$, $f = 0$		0.1	0.1	0.9	0.1	0.9	0.1	0.9	

NOTES:

1. All values are maximum guaranteed values.

2. fmax = 1/trc, only address inputs are cycling at fmax, f = 0 means address inputs are not changing.

DC Electrical Characteristics⁽¹⁾ (continued) ($Vcc = 5.0V \pm 10\%$, VLc = 0.2V, VHc = Vcc - 0.2V)

			61169 61161		6116SA55 6116LA55	6116SA70 6116LA70	6116SA90 6116LA90	6116SA120 6116LA120	6116SA150 6116LA150	
Symbol	Parameter	Power	Com'l & Ind	Mil	Mil Only	Mil Only	Mil Only	Mil Only	Mil Only	Unit
ICC1	Operating Power Supply Current, CS < VIL,	SA	80	90	90	90	90	90	90	mA
	Outputs Open Vcc = Max., f = 0	LA	75	85	85	85	85	85	85	
Icc2	ICC2 Dynamic Operating Current, $\overline{CS} \leq VIL$, Outputs Open $VCC = Max.$, $f = fMax^{(2)}$		100	100	100	100	100	100	90	mA
			90	95	90	90	85	85	85	
ISB	Standby Power Supply Current (TTL Level)	SA	25	25	25	25	25	25	25	mA
	$\overline{CS} \ge V_H$, Outputs Open $V_{CC} = Max$, $f = f_{MAX}^{(2)}$		20	20	20	20	25	15	15	
ISB1	Supply Current (CMOS		2	10	10	10	10	10	10	mA
	Level), $\overline{CS} \ge VHC$, $VCC = Max.$, $VIN \le VLC$ or $VIN \ge VHC$, $f = 0$	LA	0.1	0.9	0.9	0.9	0.9	0.9	0.9	

3089 tbl 09 NOTES:

- 1. All values are maximum guaranteed values.
- 2. fmax = 1/trc, only address inputs are toggling at fmax, f = 0 means address inputs are not changing.


Data Retention Characteristics Over All Temperature Ranges (LA Version Only) (VLC = 0.2V, VHC = VCC - 0.2V)

		Test Condition			Typ. ⁽¹⁾ Vcc @		M Va		
Symbol	Parameter			Min.	2.0V	3.0V	2.0V	3.0V	Unit
VDR	Vcc for Data Retention	_		2.0	_	_	_	_	V
ICCOR	Data Retention Current		MIL. COM'L.	_	0.5 0.5	1.5 1.5	200 20	300 30	μА
tcdr ⁽³⁾	Chip Deselect to Data Retention Time	$\overline{CS} \geq \text{VHC} \\ \text{VIN} \geq \text{VHC or} \leq$	<u>v</u> lc	_	0	_	_	_	ns
tR ⁽³⁾	Operation Recovery Time]		trc ⁽²⁾	_	_	_	_	ns
liul	Input Leakage Current]		_	_	_	2	2	μΑ

NOTES:


- 1. $TA = + 25^{\circ}C$
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but is not production tested.

Low Vcc Data Retention Waveform



AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2



AC Electrical Characteristics (Vcc = 5V ± 10%, All Temperature Ranges)

	iectrical orial acteristics (vcc - sv	2 - 3V ± 10 /8, All Telliperature Kanges)								
		6116SA15 ⁽¹⁾		6116SA20 6116LA20		6116SA25 6116LA25		6116SA35 6116LA35		
Symbol	Parameter	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Max.	Unit
Read Cy	Read Cycle									
trc	Read Cycle Time	15		20		25		35		ns
taa	Address Access Time		15		19		25		35	ns
tacs	Chip Select Access Time		15		20		25		35	ns
tclz(3)	Chip Select to Output in Low-Z	5		5		5		5		ns
toe	Output Enable to Output Valid	_	10		10		13		20	ns
tolz(3)	Output Enable to Output in Low-Z	0	_	0	_	5	_	5		ns
tcHZ ⁽³⁾	Chip Deselect to Output in High-Z	_	10	_	11		12	_	15	ns
tohz ⁽³⁾	Output Disable to Output in High-Z		8		8		10		13	ns
tон	Output Hold from Address Change	5		5		5	_	5		ns
tPU ⁽³⁾	Chip Select to Power Up Time	0	_	0	_	0	_	0		ns
tPD ⁽³⁾	Chip Deselect to Power Down Time	_	15		20		25		35	ns

3089 tbl 12


AC Electrical Characteristics (Vcc = 5V ± 10%, All Temperature Ranges) (continued)

AO Electrical Olialacteristics					(VCC - 3V ± 10 /0, All				remperature Kanges/ (contin						
		6116SA45 6116LA45		6116S A55 ⁽²⁾ 6116L A55 ⁽²⁾		6116SA70 ⁽²⁾ 6116LA70 ⁽²⁾		6116S A90 ⁽²⁾ 6116L A90 ⁽²⁾		6116SA120 ⁽²⁾ 6116LA120 ⁽²⁾		6116SA150 ⁽²⁾ 6116LA150 ⁽²⁾			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Мах.	Unit	
Read Cy	rcle														
trc	Read Cycle Time	45	_	55		70	_	90		120	_	150		ns	
taa	Address Access Time		45		55		70		90		120		150	ns	
tacs	Chip Select Access Time		45		50		65		90		120	_	150	ns	
tclz ⁽³⁾	Chip Select to Output in Low-Z	5		5		5		5		5	_	5		ns	
toe	Output Enable to Output Valid		25		40		50		60		80		100	ns	
tolz ⁽³⁾	Output Enable to Output in Low-Z	5	_	5		5		5		5	_	5		ns	
tchz ⁽³⁾	Chip Deselect to Output in High-Z	_	20	_	30	_	35	_	40		40	_	40	ns	
tohz ⁽³⁾	Output Disable to Output in High-Z	_	15	_	30		35		40		40		40	ns	
tон	Output Hold from Address Change	5		5		5		5		5		5		ns	


NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. This parameter guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.


Timing Waveform of Read Cycle No. 1^(1,3)



Timing Waveform of Read Cycle No. 2^(1,2,4)



Timing Waveform of Read Cycle No. 3^(1,3,4)



NOTES:

- 1. WE is HIGH for Read cycle.
- 2. Device is continously selected, $\overline{\text{CS}}$ is LOW.
- 3. Address valid prior to or coincident with $\overline{\mbox{CS}}$ transition LOW.
- 4. $\overline{\mathsf{OE}}$ is LOW.
- 5. Transition is measured ±500mV from steady state.

AC Electrical Characteristics (Vcc = 5V ± 10%, All Temperature Ranges)

lectrical orial acteristics (vcc = 3v 3	. 10 /0, All		i emperature ivaliges							
Parameter		6116SA15 ⁽¹⁾		6116SA20 6116LA20		6116SA25 6116LA25		6116SA35 6116LA35		
		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
cle										
Write Cycle Time	15		20		25		35		ns	
Chip Select to End-of-Write	13		15		17		25		ns	
Address Valid to End-of-Write	14	_	15	_	17	_	25	_	ns	
Address Set-up Time	0		0		0		0		ns	
Write Pulse Width	12	_	12	_	15	_	20	_	ns	
Write Recovery Time	0	_	0	_	0	_	0	_	ns	
Write to Output in High-Z	_	7	_	8	_	16	_	20	ns	
Data to Write Time Overlap	12	_	12	_	13	_	15	_	ns	
Data Hold from Write Time	0		0		0		0		ns	
Output Active from End-of-Write	0		0		0		0		ns	
	Parameter cle Write Cycle Time Chip Select to End-of-Write Address Valid to End-of-Write Address Set-up Time Write Pulse Width Write Recovery Time Write to Output in High-Z Data to Write Time Overlap Data Hold from Write Time	Parameter Min.	Parameter Min. Max. Colspan="2">Cle Write Cycle Time 15 — Chip Select to End-of-Write 13 — Address Valid to End-of-Write 14 — Address Set-up Time 0 — Write Pulse Width 12 — Write Recovery Time 0 — Write to Output in High-Z — 7 Data to Write Time Overlap 12 — Data Hold from Write Time 0 —	Parameter Min. Max. Min. Min. Max. Min. Mi	Parameter 6116S A15 ⁽¹⁾ 6116S A20 6116L A20 Min. Max. Min. Max. Colspan="2">Write Cycle Time 15 — 20 — Chip Select to End-of-Write 13 — 15 — Address Valid to End-of-Write 14 — 15 — Address Set-up Time 0 — 0 — Write Pulse Width 12 — 12 — Write Recovery Time 0 — 0 — Write to Output in High-Z — 7 — 8 Data to Write Time Overlap 12 — 12 — Data Hold from Write Time 0 — 0 —	Parameter 6116SA15(1) 6116SA20 6116 Min. Max Min. Max Min. Max Min. Write Cycle Time 15 — 20 — 25 Chip Select to End-of-Write 13 — 15 — 17 Address Valid to End-of-Write 14 — 15 — 17 Address Set-up Time 0 — 0 — 0 Write Pulse Width 12 — 12 — 15 Write Recovery Time 0 — 0 — 0 Write to Output in High-Z — 7 — 8 — Data to Write Time Overlap 12 — 12 — 13 Data Hold from Write Time 0 — 0 — 0	6116S A15 ⁽¹⁾ 6116S A20 6116L A20 6116L A25 6116L A25 6116S A25 6116L A25 6116L A25 Min. Max. Min. Max. Min. Max. Write Cycle Time 15 — 20 — 25 — Chip Select to End-of-Write 13 — 15 — 17 — Address Valid to End-of-Write 14 — 15 — 17 — Address Set-up Time 0 — 0 — 0 — Write Pulse Width 12 — 12 — 15 — Write Recovery Time 0 — 0 — 0 — Write to Output in High-Z — 7 — 8 — 16 Data Hold from Write Time 0 — 0 — 0 —	Formweiter 6116LA20 6116LA20 6116A25 6116 Min. Max. Min. Ma	Formula For	

3089 tbl 14


AC Electrical Characteristics (Vcc = 5V ± 10%, All Temperature Ranges) (continued)

			SA45 LA45	6116SA55 ⁽²⁾ 6116LA55 ⁽²⁾		6116SA70 ⁽²⁾ 6116LA70 ⁽²⁾		6116SA90 ⁽²⁾ 6116LA90 ⁽²⁾		6116SA120 ⁽²⁾ 6116LA120 ⁽²⁾		6116SA150 ⁽²⁾ 6116LA150 ⁽²⁾		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle														
twc	Write Cycle Time	45	_	55	_	70	_	90	_	120	_	150	_	ns
tcw	Chip Select to End-of-Write	30		40	_	40		55	_	70		90		ns
taw	Address Valid to End-of-Write	30		45	_	65		80	_	105		120		ns
tas	Address Set-up Time	0		5	_	15		15	-	20		20		ns
twp	Write Pulse Width	25		40	_	40		55	_	70		90		ns
twr	Write Recovery Time	0		5	_	5		5	_	5		10		ns
twnz ⁽³⁾	Write to Output in High-Z		25		30		35	_	40		40	_	40	ns
tow	Data to Write Time Overlap	20		25		30		30	_	35		40		ns
tDH ⁽⁴⁾	Data Hold from Write Time	0		5		5		5		5		10		ns
tow ^(3,4)	Output Active from End-of-Write	0		0		0		0		0		0		ns


NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. This parameter guaranteed with AC Load (Figure 2) by device characterization, but is not production tested.
- 4. The specification for toh must be met by the device supplying write data to the RAM under all operation conditions. Although toh and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.

Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,5,7)




Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,2,3,5,7)



NOTES

- 1. $\overline{\text{WE}}$ or $\overline{\text{CS}}$ must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW $\overline{\text{CS}}$ and a LOW $\overline{\text{WE}}$.
- 3. twn is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and the input signals must not be applied.
- 5. If the $\overline{\text{CS}}$ LOW transition occurs simultaneously with or after the $\overline{\text{WE}}$ LOW transition, the outputs remain in the high-impedance state.
- 6. Transition is measured $\pm 500 \text{mV}$ from steady state.
- 7. $\overline{\text{OE}}$ is continuously HIGH. If $\overline{\text{OE}}$ is LOW during a $\overline{\text{WE}}$ controlled write cycle, the write pulse width must be the larger of twp or (tw+z + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\text{OE}}$ is HIGH during a $\overline{\text{WE}}$ controlled write cycle, this requirement does not apply and the write pulse is the specified twp. For a $\overline{\text{CS}}$ controlled write cycle, $\overline{\text{OE}}$ may be LOW with no degradation to tcw.


Ordering Information — Military



^{*}Available in 300 mil packaging only.

3089 drw 11

Ordering Information — Commercial & Industrial



^{*}Available in commercial temperature range and standard power only.

3089 drw 12

^{**}Available in 600 mil packaging only.

08/09/00

Datasheet Document History

1/7/00 Updated to new format

Pg. 1, 3, 4, 10 Added Industrial Temperature range offerings

Pg. 9, 10 Separated ordering information into military, commercial, and industrial temperature range offerings

Pg. 11 Added Datasheet Document History
Not recommended for new designs

02/01/01 Removed "Not recommended for new designs"



CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax:408-492-8674 www.idt.com for Tech Support: sramhelp@idt.com 800 544-7726, x4033