

Priority	Category	Name	Code	Range	Size	Addressing	Z	Opcode	Instruction	Mo	D	S	R/M	Reg	Byte 3	Byte 4	Byte 5	Byte 6		
Core	Data Transfer	Move	MOV	Zero Page	8	Register8 ← Register8	H	00 30	0 0 0 0 0 0 1 1	0	0	0	Source	Dest	Immediate8					
					16	Register16 ← Immediate16	M	04 10	0 0 0 0 0 1 0 1	0	0	0	Source	Dest						
Near					8	Register8 ← [Disp8]	H	04 30	0 0 0 0 0 1 1 0	0	0	0		Dest	Disp8					
						→ [Disp8]	M	04 32	0 0 0 0 0 1 1 1	0	0	0	Source	Source	Disp8					
				16	Register16 ← [Disp8]	H	04 31	0 0 0 0 0 1 1 0	0	0	0		Dest	Disp8						
					→ [Disp8]	H	04 33	0 0 0 0 0 1 1 1	1	1	0	Source	Source	Disp8						
Near				8	Immediate8 → [Disp8]	M	0C 32	0 0 0 0 1 1 1 1	0	0	0		Dest	Disp8	Immediate8					
					→ [Disp8]	M	0C 33	0 0 0 0 1 1 1 1	1	1	1		Dest	Disp8	Immediate16					
				Near	8	Register8 ← [Reg16]	M	04 00	0 0 0 0 0 1 0 0	0	0	0		Dest	Disp16					
						← [Reg16 + Disp8]	M	00 10	0 0 0 0 0 0 0 0	0	0	0	Base	Dest	Disp8					
					← [Reg16 + Disp16]	M	00 20	0 0 0 0 0 0 0 0	0	0	0	Base	Dest	Disp16						
					← [Reg16]	M	04 01	0 0 0 0 0 1 0 0	0	0	1	Base	Dest	Disp16						
Near				16	Register16 ← [Reg16]	H	00 01	0 0 0 0 0 0 0 0	0	0	1	Base	Dest							
					← [Reg16 + Disp8]	M	00 11	0 0 0 0 0 0 0 0	0	0	1	Base	Dest	Disp8						
					← [Reg16 + Disp16]	M	00 21	0 0 0 0 0 0 0 0	0	0	1	Base	Dest	Disp16						
					← [Disp16]	M	0C 02	0 0 0 0 1 1 0 0	0	0	1		Dest	Disp16	Immediate8					
Near				8	Immediate8 → [Reg16]	H	08 02	0 0 0 0 0 1 0 0	0	0	1	Base		Immediate8						
					→ [Reg16 + Disp8]	M	08 12	0 0 0 0 0 1 0 0	0	0	1	Base		Disp8	Immediate8					
					→ [Reg16 + Disp16]	M	08 22	0 0 0 0 0 1 0 0	0	0	1	Base		Disp16	Immediate8					
					→ [Disp16]	M	04 02	0 0 0 0 0 1 0 0	0	0	0	Source	Source	Disp16						
Near				8	Register8 → [Reg16]	H	00 02	0 0 0 0 0 0 0 0	0	0	0	Base	Source							
					→ [Reg16 + Disp8]	M	00 12	0 0 0 0 0 0 0 0	0	0	1	Base	Source	Disp8						
					→ [Reg16 + Disp16]	M	00 22	0 0 0 0 0 0 0 0	0	0	1	Base	Source	Disp16						
					→ [Disp16]	M	0C 03	0 0 0 0 1 1 0 0	0	0	1		Dest	Disp16	Immediate16					
Near				16	Immediate16 → [Reg16]	M	08 03	0 0 0 0 0 1 0 0	0	0	1	Base		Disp8	Immediate16					
					→ [Reg16 + Disp8]	M	08 13	0 0 0 0 0 1 0 0	0	0	1	Base		Disp16	Immediate16					
					→ [Reg16 + Disp16]	M	08 23	0 0 0 0 0 1 0 0	0	0	1	Base		Disp16	Immediate16					
					→ [Disp16]	M	04 03	0 0 0 0 0 1 0 0	0	0	1	Source	Source	Disp16						
Near				16	Register16 → [Reg16]	H	00 03	0 0 0 0 0 0 0 0	0	0	1	Base	Source	Disp8						
					→ [Reg16 + Disp8]	M	00 13	0 0 0 0 0 0 0 0	0	0	1	Base	Source	Disp8						
				→ [Reg16 + Disp16]	M	00 23	0 0 0 0 0 0 0 0	0	0	1	Base	Source	Disp16							
				→ [Disp16]	M	00 23	0 0 0 0 0 0 0 0	0	0	1	Base	Source	Disp16							
Low		Move Flags		LDRF	Zero Page	8	Flags8 ← Register8	N	0C 10	0 0 0 0 1 1 0 0	0	0	0		Source					
						16	Flags16 ← Register16	N	0C 11	0 0 0 0 1 1 0 0	0	0	1		Source					
		Exchange	XCHG	Zero Page	8	Flags8 → Register8	N	0C 12	0 0 0 0 1 1 0 0	0	0	0		Dest						
					16	Flags16 → Register16	N	0C 13	0 0 0 0 1 1 0 0	0	0	1		Dest						
		Exchange	XCHG	Zero Page	8	Register8 ↔ Register8	N	00 32	0 0 0 0 0 0 1 1	0	0	0	Source	Dest						
					16	Register16 ↔ Register16	N	00 33	0 0 0 0 0 0 1 1	0	0	1	Source	Dest						
		Core	Push	PUSH	Near	8	Register8 ← Immediate8	H	20 32	0 0 1 0 0 0 1 1	0	0	0		Source					
						16	Register16 ← Immediate16	H	20 33	0 0 1 0 0 0 1 1	1	1	0		Source					
						8	Stack16 ← [Disp8]	L	18 0X	0 0 0 1 1 0 0 0					Disp8					
							← [Disp8]	L	18 1X	0 0 0 1 1 0 0 0					Disp8					
						← [Disp16]	M	18 2X	0 0 0 1 1 0 0 0					Disp16						
						← [Reg16]	M	20 02	0 0 1 0 0 0 0 0	0	0	1	Base	Source	Disp8					
						← [Reg16 + Disp8]	M	20 12	0 0 1 0 0 0 0 0	0	0	1	Base	Source	Disp16					
						← [Reg16 + Disp16]	M	20 22	0 0 1 0 0 0 0 0	0	0	1	Base	Source	Disp16					
						← [Disp16]	M	18 3X	0 0 0 1 1 0 0 0					Disp16						
						← [Reg16]	M	20 03	0 0 1 0 0 0 0 0	0	0	1	Base	Source	Disp8					
High		Pop	POP	Near	8	Stack16 → [Reg16]	M	20 13	0 0 1 0 0 0 0 0	0	0	1	Base	Source	Disp8					
						→ [Reg16 + Disp8]	M	20 23	0 0 1 0 0 0 0 0	0	0	1	Base	Source	Disp16					
						→ [Reg16 + Disp16]	M	20 23	0 0 1 0 0 0 0 0	0	0	1	Base	Source	Disp16					
						→ [Disp16]	M	14 23	0 0 0 1 0 1 1 0	0	0	1		Dest						
						→ Register8	H	20 30	0 0 1 0 0 0 1 1	0	0	0		Dest						
						→ Register16	H	20 31	0 0 1 0 0 0 1 1	0	0	1		Dest						
						→ [Disp8]	L	1C 0X	0 0 0 1 1 1 0 0					Disp8						
						→ [Disp8]	L	1C 1X	0 0 0 1 1 1 0 0					Disp8						
						→ [Disp16]	M	1C 2X	0 0 0 1 1 1 0 0					Disp16						
						→ [Reg16]	M	20 00	0 0 1 0 0 0 0 0	0	0	0	Base	Source	Disp8					
Med		Pop	POP	Near	8	Stack16 → [Reg16 + Disp8]	M	20 10	0 0 1 0 0 0 0 0	0	0	0	Base	Source	Disp8					
						→ [Reg16 + Disp16]	M	20 20	0 0 1 0 0 0 0 0	0	0	0	Base	Source	Disp16					
						→ [Disp16]	M	1C 3X	0 0 0 1 1 1 1 1					Disp16						
						→ [Reg16]	M	20 01	0 0 1 0 0 0 0 0	0	0	1	Base	Source	Disp8					
						→ [Reg16 + Disp8]	M	20 11	0 0 1 0 0 0 0 0	0	0	1	Base	Source	Disp16					
						→ [Reg16 + Disp16]	M	20 21	0 0 1 0 0 0 0 0	0	0	1	Base	Source	Disp16					
						→ Flags16	L	14 21	0 0 0 1 0 1 1 0	0	0	1								
					In	IN	Near	8	Register8 ← Port(Disp8)	N	DC 1X	1 1 0 1 1 1 0 0				Disp8				
								16	Register16 ← Port(Disp8)	N	DC 2X	1 1 0 1 1 1 0 0				Disp8				
					Low	Out	OUT	Near	8	Register8 → Port(Disp8)	N	EC 1X	1 1 1 0 1 1 0 0				Disp8			
16		Register16 → Port(Disp8)	N	EC 2X					1 1 1 0 1 1 0 0				Disp8							
Low		Load Effective Address	LEA	Short	8	Register8 ← Reg8 + Disp8	L	08 20	0 0 0 0 1 0 0 0	0	0	0	Base	Dest	Disp8					
					Near	16	Register16 ← Reg16 + Disp8	L	08 10	0 0 0 0 1 0 0 0	0	0	0	Base	Dest	Disp8				
Low		Sign Extend	CBW	Zero Page	8	Register8 ← Register8	N	24 30	0 0 1 0 0 1 1 0	0	0	0		Reg						
					8	Register8 ↔ [Disp8]	H	84 30	1 0 0 0 0 1 1 0	0	0	0		Dest	Disp8					
Med		Zero Page	Zero Page	Zero Page	16	Register16 ↔ [Disp8]	M	84 32	1 0 0 0 0 1 1 1	0	0	0		Source	Disp8					
					8	Immediate8 ↔ [Disp8]	H	84 31	1 0 0 0 0 1 1 0	0	0	1		Source	Disp8					
Med		Zero Page	Zero Page	Zero Page	16	Immediate16 ↔ [Disp8]	M	8C 32	1 0 0 0 1 1 1 1	0	0	0		Dest	Disp8	Immediate8				
					8	Immediate8 ↔ [Disp8]	M	8C 33	1 0 0 0 1 1 1 1	1	1	1		Dest	Disp8	Immediate16				
Core		Add	ADD	Near	Zero Page	8	Register8 ← Immediate8	M	84 10	1 0 0 0 0 1 0 0	0	0	0		Dest	Immediate8				
							Register8 ← Immediate8	M	80 30	1 0 0 0 0 0 1 0	0	0	0	Source	Dest					
							Register8 ← [Disp16]	M	84 00	1 0 0 0 0 1 0 0	0	0	0		Dest	Disp16				
							Register8 ← [Reg16]	H	80 00	1 0 0 0 0 0 0 0	0	0	0	Base	Dest					
					Zero Page	8	Register8 ← [Reg16 + Disp8]	M	80 10	1 0 0 0 0 0 0 0	0	0	0	Base	Dest	Disp8				
							← [Reg16 + Disp16]	H	80 20	1 0 0 0 0 0 0 0	0	0	0	Base	Dest	Disp16				
							← [Disp16]	M	84 02	1 0 0 0 0 1 0 0	0	0	0	Source	Source	Disp16				
						← [Reg16]	M	80 02	1 0 0 0 0 0 0 0	0	0	0	Base	Source	Disp8					
	Zero Page				8	Register8 ← [Reg16 + Disp8]	M	80 12	1 0 0 0 0 0 0 0	0	0	0	Base	Source	Disp8					
						← [Reg16 + Disp16]	M	80 22	1 0 0 0 0 0 0 0	0	0	0	Base	Source	Disp16					
		← [Disp16]	L	8C 02	1 0 0 0 1 1 0 0	0	0	0		Dest	Immediate8	Disp16								
		← [Reg16]	L	88 02	1 0 0 0 1 0 0 0	0	0	0	Base		Disp8	Immediate8								
High	Add	ADD	Near	Zero Page	8	Immediate8 → [Reg16]	L	88 12	1 0 0 0 1 0 0 0	0	0	0	Base		Disp8	Immediate8				
						→ [Reg16 + Disp8]	L	88 22	1 0 0 0 1 0 0 0	0	0	0	Base		Disp16	Immediate8				
						→ [Reg16 + Disp16]	M	84 21	1 0 0 0 0 1 1 0	0	0	1		Dest	Immediate16					
						→ Immediate16	M	80 31	1 0 0 0 0 0 1 0	0	0	1	Source	Dest						
				Zero Page	8	Register16 ← [Disp16]	M	84 01	1 0 0 0 0 1 0 0	0	0	0		Dest	Disp16					
						← [Reg16]	H	80 01	1 0 0 0 0 0 0 0	0	0	0	Base	Dest	Disp8					
						← [Reg16 + Disp8]	M	80 11	1 0 0 0 0 0 0 0	0	0	0	Base	Dest	Disp16					
						← [Reg16 + Disp16]	H	80 21	1 0 0 0 0 0 0 0	0	0	0	Base	Dest	Disp16					
				Zero Page	8	Register16 ← [Disp16]	M	84 03	1 0 0 0 0 1 0 0	0	0	1		Source	Disp16					
						← [Reg16]	M	80 03	1 0 0 0 0 0 0 0	0	0	1	Base	Source						
	← [Reg16 + Disp8]	M	80 13		1 0 0 0 0 0 0 0	0	0	1	Base	Source	Disp8									
	← [Reg16 + Disp16]	M	80 23		1 0 0 0 0 0 0 0	0	0	1	Base	Source	Disp16									
Med	Add	ADD	Near	Zero Page	8	Immediate8 → [Disp16]	L	8C 03	1 0 0 0 1 1 0 0	0	0	1			Immediate16					
						→ [Reg16]	L	88 03	1 0 0 0 1 0 0 0	0	0	1	Base		Disp8	Immediate16				
						→ [Reg16 + Disp8]	L	88 13	1 0 0 0 1 0 0 0	0	0	1	Base		Disp16	Immediate16				
						→ [Reg16 + Disp16]	L	88 23	1 0 0 0 1 0 0 0	0	0	1	Base		Disp16	Immediate16				
				Zero Page	8	Register8 ← [Disp8]	M	94 30	1 0 0 1 0 1 1 0 0</											

[illegible]

[illegible]

[illegible]