R/M \\ Mod	00	01	10	11			
000	[AX]	[AX + Disp8]	[AX + Disp16]	Reg AL/AX			
001	[BX]	[BX + Disp8]	[BX + Disp16]	Reg BL/BX			
010	[CX]	[CX + Disp8]	[CX + Disp16]	Reg CL/CX			
011	[DX]	[DX + Disp8]	[DX + Disp16]	Reg DL/DX			
100	[EX]	[EX + Disp8]	[EX + Disp16]	Reg AH/EX			
101	[FX]	[FX + Disp8]	[FX + Disp16]	Reg BH/FX			
110	[SP]	[SP + Disp8]	[SP + Disp16]	Reg CH/SP			
111	[BP]	[BP + Disp8]	[BP + Disp16]	Reg DH/BP			
	[Reg16]	[Reg16 + Disp8]	[Reg16 + Disp16]	Reg8/Reg16			
ххх	[Disp16]	lmm8	lmm16	[Disp8]			
	<del>[Reg8]</del> [Disp8]	Load from zero page (addr in reg8)  Load from zero page (addr in imm8)					
	[Disp16]	Load from anywhere (addr in imm16)					
	lmm8	Load immediate from	Load immediate from imm8				
	Imm16	Load immediate from	n <i>imm16</i>				

Mod	R/M	Reg
2 b	3 b	3 b

Mod	Meaning
00	Register indirect.
01	Register indirect with 8bit displacement.
10	Register indirect with 16bit displacement.
11	Register direct.

 ${\rm \underline{Reg}} \ {\rm defines} \ {\rm the} \ {\it src} \ \ {\rm or} \ {\it dst} \ \ {\rm register}.$   ${\rm \underline{Mod}} \ \& \ {\rm \underline{R/M}} \ {\rm define} \ {\rm the} \ {\rm other} \ {\it src} \ {\rm or} \ {\it dst} \ \ {\rm register/memory} \ {\rm location}.$ 

Address	8 Bit Op.	16 Bit Op.	
000	AL	AX	
001	BL	BX	*16 bit only register.
010	CL	CX	**Stack pointers.
011	DL	DX	
100	AH	EX*	
101	ВН	FX*	
110	СН	SP**	
111	DH	BP**	

Regi	ster	Use
АН	AL	GP, Arguments, Returns
ВН	BL	GP, Arguments
СН	CL	GP, Counters
DH	DL	GP
E:	X	GP
F.	X	GP, Relative data offset for PIC?
SI	P	Stack
ВР		Stack

Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7		
Opcode	e + Mod	D/W R/M	Displac	ement	Imme	ediate		
		Instruction	/ Opcode (Bit	s)				
		Any Opcode				М	lod	
	Byte 1				Byt	te 2		
	Opcode		Mod	Size + D	irection	R/M	Reg	
Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	
Instruction	n / Opcode	Mod R/M	SIB	Displac	cement	Imme	ediate	
		Instruction	/ Opcode (Bit	s)				
		Any Opcode				Size	Direction	
	Byte 1			Byte 2			Byte 3	
Opcode	Size	Direction	Mod	Reg	R/M	<del>Scale</del>	Index	Base