

Priority	Category	Name	Code	Range	Size		Addressing	X	Opcode	Instruction	Mo	D	S	R/M	Reg	Byte 3	Byte 4	Byte 5	Byte 6							
Core	Data Transfer	Move	MOV	Zero Page	8	Register8	←	Register8	H	0030	00000000	11	00	Source	Dest	Immediate8										
					16	Register16	←	Immediate16	M	0421	00000010	10	01		Dest	Immediate16										
					8	Register8	←	[Disp8]	H	0430	00000011	11	00		Dest	Disp8										
						→	[Disp8]	M	0432	00000011	11	10	Source	Disp8												
16					Register16	←	[Disp8]	H	0431	00000011	10	01		Dest	Disp8											
						→	[Disp8]	H	0433	00000011	11	11	Source	Disp8												
Low				Low			8	Immediate8	→	[Disp8]	M	0C32	00000111	11	10			Disp8	Immediate8							
							16	Immediate16	→	[Disp8]	M	0C33	00000111	11	11			Disp8	Immediate16							
Core				Core			Near	8	Register8	←	[Disp16]	M	0400	00000000	00	00		Dest	Disp16							
											[Reg16]	H	0000	00000000	00	00	Base	Dest	Disp8							
Core				Core			Near	16	Register16	←	[Reg16 + Disp8]	M	0010	00000000	01	00	Base	Dest	Disp8							
											[Disp16]	M	0401	00000010	00	01		Dest	Disp16							
Med				Med			Near	8	Immediate8	→	[Reg16 + Disp8]	M	0021	00000000	01	00	Base	Dest	Disp8							
											[Disp16]	M	0C02	00000110	00	10			Immediate8	Immediate8						
Core				Core			Near	8	Register8	→	[Reg16 + Disp8]	M	0812	00000100	01	10	Base		Disp8	Immediate8						
											[Disp16]	M	0822	00000100	01	10	Base		Disp16	Immediate8						
Med		Med			Near	16	Immediate16	→	[Reg16 + Disp8]	M	0823	00000100	01	11	Base		Disp8	Immediate16								
									[Disp16]	M	0803	00000100	00	11	Base		Immediate16	Immediate16								
Core	Core			Near	16	Register16	→	[Reg16 + Disp8]	M	0823	00000100	01	11	Base		Disp8	Immediate16									
								[Disp16]	M	0403	00000100	00	11	Source		Disp16	Immediate16									
Low	Low	Move Flags	LDRF	–	8	Flags8	←	Register8	N	0C10	00000110	10	00		Source											
					16	Flags16	←	Register16	N	0C11	00000110	10	01		Source											
			STRF	–	8	Flags8	→	Register8	N	0C12	00000110	11	10		Dest											
16	Flags16	→			Register16	N	0C13	00000110	11	11		Dest														
Med	Med	Exchange	XCHG	–	8	Register8	↔	Register8	N	0032	00000000	11	10	Source	Dest											
					16	Register16	↔	Register16	N	0033	00000000	11	11	Source	Dest											
Core	Core	Push	PUSH	Zero Page	8			Register8	H	2032	00100000	11	10		Source											
					16			Register16	H	2033	00100000	11	11		Source											
								Immediate16	L	141X	00001010	1			Immediate16											
8			[Disp8]		L	180X	00001100	0		Disp8																
16			[Disp8]		L	181X	00001100	1		Disp8																
			[Disp16]		M	182X	00001100	1		Disp16																
Core	Core			Near	8	Stack16	←	[Reg16]	M	2002	00100000	00	10	Base	Source											
								[Reg16 + Disp8]	M	2012	00100000	10	10	Base	Source	Disp8										
Core	Core			Near	16	Stack16	←	[Reg16 + Disp16]	M	2022	00100000	10	10	Base	Source	Disp16										
								[Disp16]	M	183X	00001100	1		Disp16												
Core	Core			Near	16	Stack16	←	[Reg16]	M	2003	00100000	00	11	Base	Source											
								[Reg16 + Disp8]	M	2013	00100000	01	11	Base	Source	Disp8										
Core	Core			Near	16	Stack16	←	[Reg16 + Disp16]	M	2023	00100000	10	11	Base	Source	Disp16										
								[Disp16]	M	0403	00000100	00	11	Source		Disp16	Immediate16									
Core	Core	Pop	POP	Zero Page	8			Register8	H	2030	00100000	11	00		Dest											
					16			Register16	H	2031	00100000	11	01		Dest											
					8			[Disp8]	L	1C0X	00001110	0		Disp8												
16			[Disp8]		L	1C1X	00001110	1		Disp8																
			[Disp16]		M	1C2X	00001110	1		Disp16																
			[Reg16]		M	2000	00100000	00	00	Base	Source															
Core	Core			Near	8	Stack16	→	[Reg16 + Disp8]	M	2010	00100000	01	00	Base	Source	Disp8										
								[Reg16 + Disp16]	M	2020	00100000	10	00	Base	Source	Disp16										
Core	Core			Near	16	Stack16	→	[Disp16]	M	1C3X	00001110	1			Disp16											
								[Reg16]	M	2001	00100000	00	01	Base	Source											
Core	Core			Near	16	Stack16	→	[Reg16 + Disp8]	M	2011	00100000	01	01	Base	Source	Disp8										
								[Reg16 + Disp16]	M	2021	00100000	10	01	Base	Source	Disp16										
Core	Core			Near	16	Stack16	→	Flags16	L	1421	00001010	10	01													
Core	Core				Near	8	Register8	←	Port(Disp8)	N	DC1X	11101110	1			Disp8										
									Register16	←	Port(Disp8)	N	DC2X	11101110	1			Disp8								
Core	Core			Near		8	Register8	→	Port(Disp8)	N	EC1X	11101110	1			Disp8										
									Register16	→	Port(Disp8)	N	EC2X	11101110	1			Disp8								
Core	Core				Near	8	Register8	←	Reg8 + Disp8	L	0820	00000100	00	00	Base	Dest	Disp8									
									Reg16 + Disp8	L	0810	00000100	01	00	Base	Dest	Disp8									
Core	Core			Near		16	Register16	←	Reg16 + Disp16	L	0821	00000100	01	01	Base	Dest	Disp16									
Core	Core				Near	8	Register8	←	Register8	N	2430	00100011	10	00		Reg										
Core	Core			Near		8	Register8	←	[Disp8]	H	8430	10000011	10	00		Dest	Disp8									
									[Disp8]	M	8432	10000011	11	10		Source	Disp8									
Core	Core				Near	16	Register16	←	[Disp8]	H	8431	10000011	10	01		Dest	Disp8									
									[Disp8]	H	8433	10000011	11	11		Source	Disp8									

Med	Arithmetic	Add with Carry	ADC	Near	8	Register8	→	[Disp8]	M	94 3 3	1 0 0 1 0 1 1 1 1 1		Source	Disp8						
						8	Immediate8	→	[Disp8]	M	9C 3 2	1 0 0 1 1 1 1 1 1 0			Disp8	Immediate8				
						16	Immediate16	→	[Disp8]	M	9C 3 3	1 0 0 1 1 1 1 1 1 1			Disp8	Immediate16				
Core						Register8	←+	Immediate8	L	94 1 0	1 0 0 1 0 1 0 1 0 0		Dest	Immediate8						
								Register8	L	90 3 0	1 0 0 1 0 0 1 1 0 0	Source	Dest							
								[Disp16]	L	94 0 0	1 0 0 1 0 1 0 0 0 0		Dest	Disp16						
								[Reg16]	M	90 0 0	1 0 0 1 0 0 0 0 0 0	Base	Dest							
							Register8	→	[Reg16 + Disp8]	L	90 1 0	1 0 0 1 0 0 0 0 1 0	Base	Dest	Disp8					
									[Reg16 + Disp16]	M	90 2 0	1 0 0 1 0 0 1 0 0 0	Base	Dest	Disp16					
									[Disp16]	L	94 0 2	1 0 0 1 0 1 0 0 1 0	Source	Source	Disp16					
									[Reg16]	L	90 0 2	1 0 0 1 0 0 0 0 1 0	Base	Source						
							Register8	→	[Reg16 + Disp8]	L	90 1 2	1 0 0 1 0 0 0 0 1 0	Base	Source	Disp8					
									[Reg16 + Disp16]	L	90 2 2	1 0 0 1 0 0 1 0 0 0	Base	Source	Disp16					
									[Disp16]	L	9C 0 2	1 0 0 1 1 1 0 0 1 0			Disp16					
									[Reg16]	L	98 0 2	1 0 0 1 1 0 0 0 1 0	Base		Immediate8					
High		Immediate8	→	[Reg16 + Disp8]	L	98 1 2	1 0 0 1 1 0 0 1 1 0	Base		Disp8	Immediate8									
				[Reg16 + Disp16]	L	98 2 2	1 0 0 1 1 0 1 0 1 0	Base		Disp16	Immediate8	Immediate8								
				Immediate16	L	94 2 1	1 0 0 1 0 1 1 0 0 1	Dest		Immediate16										
				Register16	L	90 3 1	1 0 0 1 0 0 1 1 0 1	Source	Dest											
			Register16	←+	[Disp16]	L	94 0 1	1 0 0 1 0 1 0 0 0 1		Dest	Disp16									
					[Reg16]	M	90 0 1	1 0 0 1 0 0 0 0 0 1	Base	Dest										
					[Reg16 + Disp8]	L	90 1 1	1 0 0 1 0 0 0 0 1 0	Base	Dest	Disp8									
					[Reg16 + Disp16]	M	90 2 1	1 0 0 1 0 0 1 0 0 1	Base	Dest	Disp16									
			Register16	→	[Disp16]	L	94 0 3	1 0 0 1 0 1 0 0 1 1	Source	Source	Disp16									
					[Reg16]	L	90 0 3	1 0 0 1 0 0 0 0 1 1	Base	Source										
					[Reg16 + Disp8]	L	90 1 3	1 0 0 1 0 0 0 0 1 1	Base	Source	Disp8									
					[Reg16 + Disp16]	L	90 2 3	1 0 0 1 0 0 1 0 1 1	Base	Source	Disp16									
Med		Immediate16	→	[Disp16]	L	9C 0 3	1 0 0 1 1 1 0 0 1 1			Disp16										
				[Reg16]	L	98 0 3	1 0 0 1 1 0 0 0 1 1	Base		Immediate16										
				[Reg16 + Disp8]	L	98 1 3	1 0 0 1 1 0 0 1 1 1	Base		Disp8	Immediate16									
				[Reg16 + Disp16]	L	98 2 3	1 0 0 1 1 0 1 0 1 1	Base		Disp16	Immediate16	Immediate16								
Med	Zero Page	8	Register8	←-	[Disp8]	H	44 3 0	0 1 0 0 0 1 1 1 0 0		Dest	Disp8									
				→	[Disp8]	M	44 3 2	0 1 0 0 0 1 1 1 1 0		Source	Disp8									
			Register16	←-	[Disp8]	H	44 3 1	0 1 0 0 0 1 1 1 0 1		Dest	Disp8									
				→	[Disp8]	H	44 3 3	0 1 0 0 0 1 1 1 1 1		Source	Disp8									
		8	Immediate8	→	[Disp8]	M	4C 3 2	0 1 0 0 1 1 1 1 1 0			Disp8	Immediate8								
				→	[Disp8]	M	4C 3 3	0 1 0 0 1 1 1 1 1 1			Disp8	Immediate16								
			Register8	←-	Immediate8	L	44 1 0	0 1 0 0 0 1 0 1 0 0		Dest	Immediate8									
					Register8	L	40 3 0	0 1 0 0 0 0 1 1 0 0	Source	Dest										
		[Disp16]			L	44 0 0	0 1 0 0 0 1 0 0 0 0		Dest	Disp16										
		[Reg16]			M	40 0 0	0 1 0 0 0 0 0 0 0 0	Base	Dest											
		High	Near	8	Register8	→	[Reg16 + Disp8]	L	40 1 0	0 1 0 0 0 0 0 1 0 0	Base	Dest	Disp8							
							[Reg16 + Disp16]	M	40 2 0	0 1 0 0 0 0 1 0 0 0	Base	Dest	Disp16							
[Disp16]	L						44 0 2	0 1 0 0 0 1 0 0 1 0	Source	Source	Disp16									
[Reg16]	L						40 0 2	0 1 0 0 0 0 0 0 1 0	Base	Source										
Register8	→			[Reg16 + Disp8]	L	40 1 2	0 1 0 0 0 0 0 1 1 0	Base	Source	Disp8										
				[Reg16 + Disp16]	L	40 2 2	0 1 0 0 0 0 1 0 1 0	Base	Source	Disp16										
				[Disp16]	L	4C 0 2	0 1 0 0 1 1 0 0 1 0			Disp16										
				[Reg16]	L	48 0 2	0 1 0 0 1 0 0 0 1 0	Base		Immediate8										
Immediate8	→			[Reg16 + Disp8]	L	48 1 2	0 1 0 0 1 0 0 1 1 0	Base		Disp8	Immediate8									
				[Reg16 + Disp16]	L	48 2 2	0 1 0 0 1 0 1 0 1 0	Base		Disp16	Immediate8	Immediate8								
				Immediate16	L	44 2 1	0 1 0 0 0 1 1 0 0 1	Dest		Immediate16										
				Register16	L	40 3 1	0 1 0 0 0 0 1 1 0 1	Source	Dest											
Med	Zero Page	16	Register16	←-	[Disp16]	L	44 0 1	0 1 0 0 0 1 0 0 0 1		Dest	Disp16									
					[Reg16]	M	40 0 1	0 1 0 0 0 0 0 0 0 1	Base	Dest										
					[Reg16 + Disp8]	L	40 1 1	0 1 0 0 0 0 0 1 0 1	Base	Dest	Disp8									
					[Reg16 + Disp16]	M	40 2 1	0 1 0 0 0 0 1 0 0 1	Base	Dest	Disp16									
		Register16	→	[Disp16]	L	44 0 3	0 1 0 0 0 1 0 0 1 1	Source	Source	Disp16										
				[Reg16]	L	40 0 3	0 1 0 0 0 0 0 0 1 1	Base	Source											
				[Reg16 + Disp8]	L	40 1 3	0 1 0 0 0 0 0 1 1 1	Base	Source	Disp8										
				[Reg16 + Disp16]	L	40 2 3	0 1 0 0 0 0 1 0 1 1	Base	Source	Disp16										
		Immediate16	→	[Disp16]	L	4C 0 3	0 1 0 0 1 1 0 0 1 1			Disp16										
				[Reg16]	L	48 0 3	0 1 0 0 1 0 0 0 1 1	Base		Immediate16										
				[Reg16 + Disp8]	L	48 1 3	0 1 0 0 1 0 0 1 1 1	Base		Disp8	Immediate16									
				[Reg16 + Disp16]	L	48 2 3	0 1 0 0 1 0 1 0 1 1	Base		Disp16	Immediate16	Immediate16								
Med	Zero Page	8	Register8	←-	[Disp8]	M	54 3 0	0 1 0 1 0 1 1 1 0 0		Dest	Disp8									
				→	[Disp8]	M	54 3 2	0 1 0 1 0 1 1 1 1 0		Source	Disp8									
			Register16	←-	[Disp8]	M	54 3 1	0 1 0 1 0 1 1 1 0 1		Dest	Disp8									
				→	[Disp8]	M	54 3 3	0 1 0 1 0 1 1 1 1 1		Source	Disp8									
		8	Immediate8	→	[Disp8]	M	5C 3 2	0 1 0 1 1 1 1 1 1 0			Disp8	Immediate8								
				→	[Disp8]	M	5C 3 3	0 1 0 1 1 1 1 1 1 1			Disp8	Immediate16								
			Register8	←-	Immediate8	L	54 1 0	0 1 0 1 0 1 0 1 0 0		Dest	Immediate8									
					Register8	L	50 3 0	0 1 0 1 0 0 1 1 0 0	Source	Dest										
		[Disp16]			L	54 0 0	0 1 0 1 0 1 0 0 0 0		Dest	Disp16										
		[Reg16]			M	50 0 0	0 1 0 1 0 0 0 0 0 0	Base	Dest											
		High	Near	8	Register8	→	[Reg16 + Disp8]	L	50 1 0	0 1 0 1 0 0 0 1 0 0	Base	Dest	Disp8							
							[Reg16 + Disp16]	M	50 2 0	0 1 0 1 0 0 1 0 0 0	Base	Dest	Disp16							
[Disp16]	L						54 0 2	0 1 0 1 0 1 0 0 1 0	Source	Source	Disp16									
[Reg16]	L						50 0 2	0 1 0 1 0 0 0 0 1 0	Base	Source										
Register8	→			[Reg16 + Disp8]	L	50 1 2	0 1 0 1 0 0 0 1 1 0	Base	Source	Disp8										
				[Reg16 + Disp16]	L	50 2 2	0 1 0 1 0 0 1 0 1 0	Base	Source	Disp16										
				[Disp16]	L	5C 0 2	0 1 0 1 1 1 0 0 1 0			Disp16										
				[Reg16]	L	58 0 2	0 1 0 1 1 0 0 0 1 0	Base		Immediate8										
Immediate8	→			[Reg16 + Disp8]	L	58 1 2	0 1 0 1 1 0 0 1 1 0	Base		Disp8	Immediate8									
				[Reg16 + Disp16]	L	58 2 2	0 1 0 1 1 0 1 0 1 0	Base		Disp16	Immediate8	Immediate8								
				Immediate16	L	54 2 1	0 1 0 1 0 1 1 0 0 1	Dest		Immediate16										
				Register16	L	50 3 1	0 1 0 1 0 0 1 1 0 1	Source	Dest											
Med	Zero Page	16	Register16	←-	[Disp16]	L	54 0 1	0 1 0 1 0 1 0 0 0 1		Dest	Disp16									
					[Reg16]	M	50 0 1	0 1 0 1 0 0 0 0 0 1	Base	Dest										
					[Reg16 + Disp8]	L	50 1 1	0 1 0 1 0 0 0 1 0 1	Base	Dest	Disp8									
					[Reg16 + Disp16]	M	50 2 1	0 1 0 1 0 0 1 0 0 1	Base	Dest	Disp16									
		Register16	→	[Disp16]	L	54 0 3	0 1 0 1 0 1 0 0 1 1	Source	Source	Disp16										
				[Reg16]	L	50 0 3	0 1 0 1 0 0 0 0 1 1	Base	Source											
				[Reg16 + Disp8]	L	50 1 3	0 1 0 1 0 0 0 1 1 1	Base	Source	Disp8										
				[Reg16 + Disp16]	L	50 2 3	0 1 0 1 0 0 1 0 1 1	Base	Source	Disp16										
		Immediate16	→	[Disp16]	L	5C 0 3	0 1 0 1 1 1 0 0 1 1			Disp16										
				[Reg16]	L	58 0 3	0 1 0 1 1 0 0 0 1 1	Base		Immediate16										
				[Reg16 + Disp8]	L	58 1 3	0 1 0 1 1 0 0 1 1 1	Base		Disp8	Immediate16									
				[Reg16 + Disp16]	L	58 2 3	0 1 0 1 1 0 1 0 1 1	Base		Disp16	Immediate16	Immediate16								
Med	Zero Page	8	Register8	→	[Disp8]	L	C0 0 X	1 1 0 0 0 0 0 0 0		Disp8										
					[Disp8]	L	C0 1 X	1 1 0 0 0 0 0 1		Disp8										
			Register16	→	[Disp8]	L	C4 3 0	1 1 0 0 0 1 1 1 0 0		Reg										
					[Disp16]	N	C0 2 X	1 1 0 0 0 0 0 1 0		Disp16										
		8	Register8	→	[Disp16]	L	20 2 X	0 0 1 0 0 0 1 0		Disp16										
					[Reg16]	L	24 0 0	0 0 1 0 0 1 0 0 0 0	Base											
					[Reg16 + Disp8]	L	24 1 0	0 0 1 0 0 1 0 1 0 0	Base		Disp8									
					[Reg16 + Disp16]	L	24 2 0	0 0 1 0 0 1 1 0 0 0	Base		Disp16									
		16	Register16	→	Register16	M	24 3 1	0 0 1 0 0 1 1 1 0 1		Reg										
					[Disp16]	L	20 3 X	0 0 1 0 0 0 1 1		Disp16										
					[Reg16]	L	24 0 1	0 0 1 0 0 1 0 0 0 1	Base											
					[Reg16 + Disp8]	L	24 1 1	0 0 1 0 0 1 0 1 0 1	Base		Disp8									
Med	Zero Page	8	Register8	→	[Reg16 + Disp16]	L	24 2 1	0 0 1 0 0 1 1 0 0 1	Base		Disp16			</						

[illegible]

[illegible]

[illegible]