

# μPD72120 Advanced Graphics Display Controller

### Description

The µPD72120 Advanced Graphics Display Controller (AGDC) displays characters and graphics on a raster scan device from commands and parameters received from a host processor or CPU. Features of the AGDC include high-speed graphics drawing capabilities, video timing signal generation, large capacity display memory control (including video RAMs), and a versatile CPU interface. These features allow the AGDC to control graphics drawing and display of bit-mapped systems.

### **Features**

- □ High-speed graphics drawing functions
  - -- Graphics drawing: dot, straight line, rectangle, circle, arc, sector, segment, ellipse, ellipse arc, ellipse sector, and ellipse segment
  - Maximum drawing speed
     500 ns/pixel (8 MHz, pixel mode)
     500 ns/dot (8 MHz, plane mode)
  - Area filling (high-speed processing in word units): triangle, trapezoid, circle, ellipse, and rectangle
  - Painting: filling of any arbitrary enclosed area (bit boundary retrieval)
  - Data transfers in display memory: multiplane transfers; data transformation (90°/180°/270° rotation and reversal); multiwindow transfers; maximum transfer speed of 500 ns/word
  - Image processing: slant, arbitrary angle rotation, 16/N enlargement, and N/16 shrinkage (N any integer from 1 to16)
  - Position specification by X-Y coordinates
  - Logical operations between planes

- □ Video timing signal generation
  - High-speed processing by two system clocks: display (for video sync signal generation) and graphics drawing clocks
  - External synchronization capability
- Large-capacity display memory
  - Display memory bus interface: 24-bit address and 16-bit data bus for addressing up to 16M words, 16 bits/word
  - Video RAM (VRAM) control
  - Display memory bus arbitration
- □ Host processor (CPU) interface
  - System bus interface: 20-bit address bus, 8- or 16-bit data bus
  - Data transfer with external DMA controller: from system memory to display memory (PUT); from display memory to system memory (GET)
  - High-speed pipeline processing with preprocessor before drawing processor
  - CPU memory or I/O mapping of internal registers and display memory for efficient system interface
- □ 8-MHz system clock
- CMOS technology
- □ Single +5-volt power supply
- □ Packages: 84-pin PLCC, 94-pin plastic miniflat

### Ordering Information

Ordering mornation				
Part No	Package			
μPD72120L	84-pin PLCC			
μPD72120GJ-5BG	94-pin plastic miniflat			



# Pin Identification

Symbol	I/O	Signal Function
Clock Pins	3	
CTK	ln .	Clock supplied to circuits other than the sync signal generator and display processor. The drawing processor and preprocessor speed depend on this clock frequency.
SCLK	ln	Clock supplied to the sync signal generator and the display processor. This clock frequency is determined by the CRT timing requirements: horizontal sync frequency, number of dots per line, etc.
System Bu	ıs Co	ntrol Pins
AD <sub>0</sub> -AD <sub>15</sub>	1/0	I/O bus to the CPU consisting of multiplexed 16-bit address and a bidirectional data bus.
A <sub>16</sub> -A <sub>19</sub>	ln	Upper four address bits of the 20-bit address.
ASTB	ln	Latches the address on $\rm A_{16}\text{-}A_{19}$ and $\rm AD_0\text{-}AD_{15}$ on the falling edge.
UBE	In	Together with $AD_0$ , defines the data access format as shown below. $\overline{UBE}$ should be tied high when connected to an 8-bit CPU.
		AD0         UBE         Data Access Format           0         Even-address word           1         Even-address byte           0         Odd-address byte           1         1           0dd-address byte
RO	in	Performs a read of data from the AGDC by the host CPU.
WR	ln	Performs a write of data to the AGDC from the host CPU.
CSIR	ln	Enables reading/writing of the AGDC internal registers by the host CPU. The register is selected by the address input on AD <sub>0</sub> -AD <sub>7</sub> .
CSDM	In	Enables reading/writing of display memory through the AGDC by the host CPU. The display memory address is generated by the address input on A <sub>16</sub> -A <sub>19</sub> and AD <sub>0</sub> -AD <sub>15</sub> and by the bank register.
READY	Out	Activated by the data access request (RD/WR) for the AGDC. During the access, the signal may be low. RESET will set the READY line high.
INT	Out	Signals an interrupt from the AGDC.
DMARQ	Out	Indicates a request for data transfer (PUT/GET) to an external DMA controller. DMARQ will be low after RESET.
DMAAK	In	Acknowledgment of DMA request to the AGDC by the DMA controller.
RESET	ln	Initializes operation of the AGDC. The internal parameter register is not cleared by RESET (it is initialized by setting data).


 ${\rm DAD_0\text{-}DAD_{15}}$  I/O pins for display memory; 16-bit address multiplexed with data.

Symbol	I/O	Signal Function
DA <sub>16</sub> -DA <sub>23</sub>	Out	Upper 8 bits of display memory address (the lower 16 bits of the 24-bit address are output on DAD $_{0}$ DAD $_{15}$ ).
DASTB	Out	Indicates that a display memory address is present on the falling edge.
DUBE, DIBE	Out	Defines the data format for accessing the display.   RESET sets   both pins low.
DRD	Out	Controls reading of the display memory by the AGDC. Set high by RESET.
DWR	Out	Controls writing to the display memory by the AGDC. Set high by RESET.
HLDRQ	In	Requests control of the display memory bus by an external device to transfer display data.
HLDAK	Out	Indicates that the AGDC memory bus $(DAD_{0^-}DAD_{15}$ and $DA_{16^-}DA_{23}$ is in high-impedance state so that an external device can have access to the display memory bus. Set high by RESET.
Video Tim	ing Si	ignal Related Pins
VS/EXVS	1/0	When the AGDC operates as the master, VS is the vertical sync signal output. When the AGDC operates as a slave, the EXVS input initializes the internal vertical sync signal on the rising edge.
HS/EXHS	1/0	When the AGDC operates as the master, HS is the horizontal sync signal output. When the AGDC operates as a slave, EXHS initializes the internal horizontal sync signal on the rising edge.
		horizontal sync signal output. When the AGDC operates as a slave, EXHS initializes the internal
	ignal	horizontal sync signal output. When the AGDC operates as a slave, EXHS initializes the internal horizontal sync signal on the rising edge.
Display S	ignal	horizontal sync signal output. When the AGDC operates as a slave, EXHS initializes the internal horizontal sync signal on the rising edge.  Related Pins  Used to blank the display.
Display S	<i>ignal</i> Out	horizontal sync signal output. When the AGDC operates as a slave, EXHS initializes the internal horizontal sync signal on the rising edge.  **Related Pins**  Used to blank the display.  Set to DT in the DT mode (when using VRAMs) and specifies the data transfer. In the cycle steal mode (VRAMs not used), indicates the display cycle.
Display S BLANK DT/DISP	Out Out	horizontal sync signal output. When the AGDC operates as a slave, EXHS initializes the internal horizontal sync signal on the rising edge.  Related Pins  Used to blank the display.  Set to DT in the DT mode (when using VRAMs) and specifies the data transfer. In the cycle steal mode (VRAMs not used), indicates the display cycle.  Specifies the display of the graphics cursor
Display S BLANK DT/DISP GCSR	Out Out Out Out	horizontal sync signal output. When the AGDC operates as a slave, EXHS initializes the internal horizontal sync signal on the rising edge.  Related Pins  Used to blank the display.  Set to DT in the DT mode (when using VRAMs) and specifies the data transfer. In the cycle steal mode (VRAMs not used), indicates the display cycle.  Specifies the display of the graphics cursor
Display S BLANK DT/DISP GCSR GWAIT	Out Out Out Out	horizontal sync signal output. When the AGDC operates as a slave, EXHS initializes the internal horizontal sync signal on the rising edge.  Related Pins  Used to blank the display.  Set to DT in the DT mode (when using VRAMs) and specifies the data transfer. In the cycle steal mode (VRAMs not used), indicates the display cycle.  Specifies the display of the graphics cursor
Display S BLANK DT/DISP GCSR GWAIT Other Pir	Out Out Out Out	horizontal sync signal output. When the AGDC operates as a slave, EXHS initializes the internal horizontal sync signal on the rising edge.  Related Pins  Used to blank the display.  Set to DT in the DT mode (when using VRAMs) and specifies the data transfer. In the cycle steal mode (VRAMs not used), indicates the display cycle.  Specifies the display of the graphics cursor Graphics wait signal




### **Pin Configurations**

### 84-Pin PLCC






### 94-Pin Plastic QFP






# μPD72120 Block Diagram




# System Configuration Example





# **General Application Diagram**





### **ELECTRICAL SPECIFICATIONS**

# Absolute Maximum Ratings $T_A = +25^{\circ}C$

Supply voltage, V<sub>DD</sub> ~0.5 to +7.0 V Input voltage, V -0.5 to +7.0 V Output voltage, V<sub>O</sub> -0.5 to +7.0 V Operating temperature, TOPT -10 to +70°C Storage temperature, T<sub>STG</sub> -65 to +150°C Power dissipation,  $P_D$ 1.1 W

Capacitance T<sub>A</sub> = +25°C; V<sub>DD</sub> = GND = 0 V

Parameter	Symbol	Min	Max	Unit	Condition
Input	Cı		10	pF	f = 1 MHz;
Output	Со		20	pF	unmeasured pins returned
Input/ output	C <sub>I/O</sub>		20	рF	to 0 V
Clock input	CC		20	рF	

### **DC Characteristics**

 $T_A = -10 \text{ to } +70^{\circ}\text{C}; V_{DD} = +5.0 \text{ V} \pm 10\%$ 

Parameter	Symbol	Min	Max	Unit	Condition
Low-level input voltage	V <sub>IL</sub>	-0.5	0.8	٧	Except CLK or SCLK
		~0.5	0.6	٧	CLK, SCLK
High-level input voltage	VIH	2.2	V <sub>DD</sub> + 0.5	٧	Except CLK or SCLK
		3.5	V <sub>DD</sub> + 1.0	٧	CLK, SCLK
Low-level output voltage	V <sub>OL</sub>		0.45	٧	I <sub>OL</sub> = 2.2 mA
High-level output voltage	V <sub>OH</sub>	2.4		V	I <sub>OH</sub> = -400 μA
Low-level input leakage current	ILIL		-10	μА	V <sub>I</sub> = 0 V
High-level input leakage cur ent	l <sub>LIH</sub>		10	μА	V <sub>1</sub> = V <sub>DD</sub>
Low-level output leakage current	l <sub>LOL</sub>		-10	μΑ	V <sub>O</sub> = 0 V
High-level output leakage current	ILOH		10	μА	$V_O = V_{DD}$
Supply current	l <sub>DD</sub>		200	mA	



AC Characteristics  $T_A = -10 \text{ to } +70^{\circ}\text{C}; V_{DD} = +5.0 \text{ V} \pm 10\%; \text{ see figure 1}$ Parameter

Parameter		Figure	Symbol	Min	Max	Unit	Condition
Clock (CLK, SCLK)							
Clock period	CLK	2	†CYK	125	600	ns	
	SCLK	2	tcysk	125	600	ns	t <sub>CYK</sub> ≤ t <sub>CYSK</sub>
High-level clock width	CLK	2	¹wĸн	52		ns	
	SCLK	2	twskH	52		ns	
Low-level clock width	CLK	2	twkl.	52		ns	
	SCLK	2	twskl.	52		ns	
Clock rise time	CLK	2	<b>¹</b> KR		15	ns	
	SCLK	2	t <sub>SKR</sub>		15	ns	
Clock fall time	CLK	2	<sup>t</sup> KF		15	ns	
	SCLK	2	t <sub>SKF</sub>		15	ns	
Reset, Interrupt	•						
Reset pulse width		3	†RST	5		<sup>‡</sup> CYSK	
CLK ↑ to INT ↑ delay time		3	† <sub>DKI</sub>		50	ns	C <sub>L</sub> = 50 pF
RD ↓ to INT↓ delay time		3	t <sub>ORI</sub>		3 t <sub>CYK</sub> + 50	ns	STATUS read
HLDRQ, HLDAK				-			
CLK ↑ to HLDAK delay time		4	<sup>t</sup> DKHA		50	ns	C <sub>L</sub> = 50 pF
HLDRQ setup time to CLK↑		4	tsкна	20		ns	
HLDRQ hold time from CLK ↑		4	†нкн <b>о</b>	20		ns	
DMA Read/Write Cycle							
CLK ↑ to DMARQ output delay time		5,6	t <sub>DKMQ</sub>		50	ns	C <sub>L</sub> = 50 pF
DMARQ setup time to DMAAK ↓		5,6	<sup>‡</sup> SMAMQ	0		ns	
DMAAK setup time to RD ↓		5	<sup>t</sup> SRMA	0		ns	
DMAAK hold time from RD ↑		5	t <sub>HRMA</sub>	0		ns	
DMAAK setup time to WR ↓	<u> </u>	6	t <sub>SWMA</sub>	0		ns	
DMAAK hold time from WR ↑		6	<sup>t</sup> HWMA	0		ns	
Display Memory Bus Read Cycle			_				
CLK ↑ to address or data output delay time		4,7,8	<sup>‡</sup> DKA		30	ns	C <sub>L</sub> = 50 pF
Input data setup time to CLK ↑	-	7	tsko	20		ns	
Input data hold time from CLK ↑	-	7	t <sub>HKD</sub>	0		ns	
CLK ↑ to DASTB ↑ delay time		7,8	<sup>‡</sup> DKDSH		30	ns	C <sub>L</sub> = 50 pF
CLK ↓ to DASTB ↓ delay time	<u>-</u>	7,8	<sup>‡</sup> DKDSL		30	ns	_
CLK ↑ to DRD delay time		7	<sup>‡</sup> OKDR		30	กร	_
CLK ↑ to DWR delay time		8	<sup>‡</sup> DKDW		30	ns	-
System Bus Read Cycle							
CS setup time to RD ↓		9	tsac	0		ns	
CS hold time from RD ↑		9	t <sub>HRC</sub>	0		ns	
RD width, high		5,9	¹wrH	50		ns	
ASTB pulse width		5,6,9,10	twas .	30		ns	



Parameter	Figure	Symbol	Min	Max	Unit	Condition
ASTB setup time to RD ↓	6,9	tsras	0	-	ns	
Address setup time to ASTB ↓	5,6,9,10	t <sub>SASA</sub>	20		ns	
Address hold time from ASTB ↓	5,9	t <sub>HASA</sub>	0		ns	
Data setup time to READY ↑	5,9	t <sub>SRYD</sub>	0		ns	
Data float delay time from RD ↑	5,9	tFRD	0	40	ns	
RD ↓ to READY ↓ delay time	5,9	<sup>t</sup> DRRY		30	ns	C <sub>L</sub> = 50 pF
RD hold time from READY ↑	5,9	thryr	0		ns	
CLK ↑ to READY ↑ delay time	5,9	t <sub>DKRY</sub>		40	ns	C <sub>L</sub> = 50 pF
RD ↑ to ASTB ↑ delay time	5,9	t <sub>DRAS</sub>	0		ns	
System Bus Write Cycle						
CS setup time to WR ↓	10	tswc	0		ns	
CS hold time from WR↑	10	4HWC	0		ns	
WR width, low	6,10	twwL	50		ns	
WR width, high	6,10	†wwH	50		ns	
Data setup time to ₩R↑	6,10	tswo	50		ns	
Data hold time from WR ↑	6,10	t <sub>HWD</sub>	0		ns	
WR ↓ to READY ↓ delay time	6,10	t <sub>DWRY</sub>		30	ns	C <sub>L</sub> = 50 pF
WR hold time from READY ↑	6,10	t <sub>HRYW</sub>	50		ns	
CLK ↑ to READY ↑ delay time	6,10	<sup>‡</sup> DKRY		40	ns	C <sub>L</sub> = 50 pF
ASTB setup time to WR ↓	6,10	tswas	0		ns	
WR ↑ to ASTB ↑ delay time	6,10	<sup>‡</sup> DWAS	0		ns	
Display Cycle						
SCLK ↑ to DASTB ↑ delay time	11,12,13	<sup>t</sup> DSKDASH	-	30	ns	C <sub>L</sub> = 50 pF
SCLK ↓ to DASTB ↓ delay time	11,12,13	<sup>t</sup> DSKDASL		30	ns	
SCLK ↑ to DT/DISP delay time	11,12,13	<sup>†</sup> DSKDT		30	ns	
SCLK ↑ to address delay time	11,12,13	<sup>†</sup> DSKA		30	ns	
SCLK ↑ to output signal delay time (HS, VS, BLANK, or GCSR)	11,12, 13	<sup>t</sup> DSKO		50	ns	
SCLK ↑ to WAIT delay time	11,12	<sup>t</sup> oskwT		70	ns	•
WAIT pulse width	11	twwr	4t <sub>CYSK</sub> - 70		ns	
EXVS setup time to SCLK↑	11	†SSKEV	20		ns	
EXHS setup time to SCLK↑	11	<sup>t</sup> SSKEH	20		ns	
EXVS hold time from SCLK↑	11	tHSKEV	20		ns	
EXHS hold time from SCLK↑	11	†HSKEH	20		ns	



Figure 1. Voltage Thresholds for Timing Measurements




Figure 2. Clock Waveforms




Figure 3. Reset and Interrupt Waveforms




Figure 4. HLDRQ and HLDAK Waveforms






Figure 5. DMA Read Cycle






Figure 6. DMA Write Cycle






Figure 7. Display Memory Bus Read Cycle






Figure 8. Display Memory Bus Write Cycle




Figure 9. System Bus Read Cycle






Figure 10. System Bus Write Cycle






Figure 11. Display Cycle






Figure 12. Display Refresh Cycle (DT Mode)





Figure 13. Display Refresh Cycle (CS Mode)





### **FUNCTIONAL DESCRIPTION**

### Preprocessor

The preprocessor includes a 56-word parameter RAM, an arithmetic logic unit, and a general-purpose register. It carries out the following drawing preprocessing by microprogram control.

- Conversion between coordinate and physical addresses
- Command interpretation
- Drawing parameter generation
- Calculation of tiling pattern position
- Sorting of vertex coordinates for triangular fill command
- · Error checking on user-defined parameters
- Data passing with drawing processor
- · Drawing processor initiation

Along with the drawing processor, the preprocessor forms part of a three-stage pipeline to improve throughput.

### **Drawing Processor**

The drawing processor carries out the drawing operations on the display memory with the commands and parameters generated by the preprocessor. The drawing processor includes various arithmetic units, a general-purpose register, an arithmetic logic unit, and mask generating circuitry. In addition, it contains a 32-bit barrel shifter for high-speed bit-boundary processing operations and a 90-degree rotation data buffer. These components are controlled by a horizontal-type microprogram that can execute five types of instructions simultaneously in a single step.

### **Display Processor**

An external dot-shifter for parallel-to-serial conversion is generally necessary to create scan line information for display on a CRT. The display processor generates display addresses to supply the image data to the dot shifter. This processor includes a DRAM refresh controller to generate refresh addresses during the horizontal sync active period. The display controller also controls the generation of refresh and display addresses for dual-port DRAMs (video RAMs), DRAMs, and SRAMs.

### Sync Signal Generator

The sync signal generator produces horizontal and vertical sync signals and blank signals according to the parameters set by the user. This circuitry also generates the graphics cursor signal that can be used (with external circuitry) to generate a screen cursor.

### **CPU Interface Unit**

The CPU interface unit includes a DMA interface (DMARQ, DMAAK) and an interrupt (INT) control circuit. The unit controls timing for system bus communications.

### **Display Memory Interface Unit**

This interface unit controls the drawing, display, and refresh address outputs. It also controls the display memory bus arbitration for direct access to the display memory by other processors.

### REGISTERS

Table 1 lists the registers according to four classifications: control, display, drawing, and data port. Figure 14 shows the register configurations in numerical order by register address from 00H to 7FH.

Also in numerical order by address are the register descriptions in table 2. Figures listed below supplement the descriptions.

Figure	Title
15	Raster Operations; Replace and XOR
16	Raster Operations; AND and OR
17	Status Register Configuration
18	Display Memory Address Generation
19	Control Register Configuration
20	Definition of Clipping Rectangle
21	Display Control Register Configuration
22	Cursor Position Registers
23	Horizontal and Vertical Sync
	Timing Diagram

### **DRAWING OPERATIONS**

The DRAW command is written to the COMMAND register at address 6EH-6FH. The opcode in register 6FH determines the type of drawing. Various combinations of the command are selected by flags in register 6EH.

Table 3 lists the commands in five categories: data read, graphics drawing, fill, copy, and PUT/GET. Table 4 describes the commands and shows the register configuration.



Figures listed below give examples of DRAW commands.

Table 5 summarizes the DRAW commands. Table 6 describes the 20 operation flags that can be set in register 6EH.

Figure Title

24 Graphics Drawing Commands

25 Fill and Paint Commands

Copy Commands; Copy, Rotate, Slant
 Copy Commands; Enlarge/Shrink, Rotate

Table 1. Register Classifications

Classification	Application	Register Name	Address (Hex)	Bits
μPD72120 AGDC control registers	Status	STATUS	3C-3D	9
	Control	CTRL	3D	8
	Higher 8 bits of address in display memory direct access	BANK	3C	8
Display-related registers	Display status setting	DISPLAY CTRL	70-71	16
	Display area setting	DISPLAY PITCH AC DAD	72-73 73 74-76	12 3 24
		WC(L) WC(H)	77 7D	8 4
	Cursor setting	CRS CE GCSRX GCSRYS GCSRYE	79 79 78-79 7A-7B 7C-7D	1 1 12 12 12
	Horizontal sync signal setting	HS, HBP HH, HD, HFP	7E-7F	12
	Vertical sync signal setting	VS, VBP, L/F, VFP	7E-7F	12
Drawing-related registers	Logical address zero point setting	EADORG dADORG	00-02 03	24 4
	Logical address setting	PITCHS PITCHD	58-59 5A-5B	16 16
	Plane setting	PDISPS PDISPD PMAX	0C-0E 10-12 14-15	24 24 16
	Interplane logical operation setting	MOD0 MOD1 PLANES	16 16 5E-5F	4 4 16
	Clipping setting	XCLMIN YCLMIN XCLMAX YCLMAX CLIP	62-63 64-65 66-67 68-69 6D	16 16 16 16 2
	Enlarge/shrink coefficient setting	MAGH MAGV	6C 6C	4
	Painting pattern setting	PTNP PTNCNT	18-1A 60-61	24 16
	AGDC work area setting	STACK STMAX	1C-1E 5C-5D	24 16
	Physical address (word address) value setting	EAD1 EAD2	04-06 08-0A	24 24




Table 1. Register Classifications (cont)


Classification	Application	Register Name	Address (Hex)	Bits
Drawing related-registers (cont)	Physical address (dot address) value setting	dAD1	07	4
		dAD2	0B	4
	Logical address (X coordinate) value setting	X	40-41	16
		DX*	44-45	16
		XS	48-49	16
		XÉ	4C-4D	16
		XC	50 - 51	16
		DH	54-55	16
	Logical address (Y coordinate) value setting	Y	42-43	16
		· DY	46-47	16
		YS	4A-4B	16
		YE	4E-4F	16
		YC	52-53	16
		DV	56-57	16
	Command	COMMAND	6E-6F	16
Data port registers	Data port during execution of PUT/GET	PGPORT	3E-3F	16
	Data port during execution of READ DP/READ COL	DX*	44-45	16

<sup>\*</sup> The DX register is used as the logical address (X coordinate) value setting register and at the same time as the data port during the execution of a READ DP or READ COL command.

Figure 14. Register Configurations







PMAX 16 bits MOD1/MOD0

17H is not used

RW

RW

MOD1 MOD0

MOD1/MOD0 RW 4 bits each

1AH 19H 18H

24 bits 1BH is not used

STACK 24 bits

PTNP

RW

1FH is not used

Addresses 20H-3BH are used as internal working registers. These addresses are not available to the user







Figure 14. Register Configurations (cont)



Addresses 6AH-6BH are used as internal working registers. They are not available to the user.

MAGH	MAGV	MAGH/MAGV 4 bits each	RW
60	СН	CLIP	RW
60	CLIP CLIP	2 bits	



Figure 14. Register Configuration (cont)







Figure 14. Register Configurations (cont)



HS, HBP, HH, HD, HFP, VS, VBP, L/F and VFP are all at address 7EH-7FH and must be written in the order listed.

Table 2. Register Descriptions

Address (Hex)	Bits	Name	Description		
00H-02H	24	EADORG Execution Address Origin	Sets the physical address (effective address) in the display memory corresponding to the origin (0,0) on the logical plane (the X-Y coordinate plane).		
03H	4	dADORG Dot Address Origin	Sets the dot position in the physical address (effective address) in the display memory corresponding to the origin (0,0) on the logical plane (the X-Y coordinate plane).		
04H-06H	24	EAD1 Execution Address 1	Sets the drawing start physical address value in the drawing processor when the drawing start position is given by the physical address.		
07H	4	dAD1 Dot Address 1	Sets the dot position in the display memory when the drawing start position is given by the physical address		
08H-0AH	24	EAD2 Execution Address 2	Sets the drawing start physical address value in the drawing processor when the drawing start position is given by the physical address.		
овн	4	dAD2 Dot Address 2	Sets the dot position in the display memory when the drawing start position is given by the physical address.		
OCH-OEH	24	PDISPS Plane Displacement Source	Sets the number of words that occupy one memory plane when the memory is configured with two or more planes. In the case of a COPY command, sets the number of words per source plane. In the case of a PAINT command, sets the number of words per plane containing the tiling pattern.		
10H-12H	24	PDISPD Plane Displacement Destination	Sets the number of words that occupy one memory plane when the memory is configured with two or more planes. In the case of a COPY command, sets the number of words per destination plane. In the case of a PAINT command, sets the number of words per painting plane.		
14H-15H	16	PMAX Plane Maximum	Sets the number of planes (up to 16) in the display memory to be drawn, as shown in the following table:    PMAX		
16H	4	MOD0 Drawing Mode 0	Defines the type of logical operation to be performed during drawing or copying. When the bit in the PLANES register corresponding to the memory plane is 0, the logical operation defined by MOD0 is performed. See figures 15 and 16.		
16H	4	MOD1 Drawing Mode 1	Defines the type of logical operation to be performed during drawing or copying. When the bit in the PLANES registers corresponding to the memory plane is 1, the logical operation defined by MOD1 is performed. See figures 15 and 16.		
18H-1AH	24	PTNP Pattern Pointer	Sets the first physical address in the display memory area containing the tiling (painting or filling) pattern.		



Table 2. Register Descriptions	: (cont)
--------------------------------	----------

Table 2.	Register D	escriptions (cont)						
Address (He	x) Bits	Name	Description					
1CH-IEH	24	STACK Stack Pointer	Sets the first physical address in the display memory area to save data such as coordinates, etc., during retrieval of the boundary points during the PAINT command (arbitrary area fill). It may be considered as the working area of the AGDC during execution of the PAINT command.					
3CH-3DH	9	STATUS Status	Contains the internal status of the AGDC. The format is shown in figure 17.					
3CH	8	BANK Bank	The AGDC interface to the CPU accommodates up to a 20-bit address. The AGDC can address 16M words (32M bytes) of display memory (24-bit addressing). When the CPU addresses display memory directly (through the AGDC), the lower 16 or 20 bits provided by the CPU are combined with the 8 bits from the BANK register to form the 24-bit display memory address. The address combination is shown in figure 18,					
3DH	8	CTRL Control	Controls Internal AGDC processing. See figure 19.					
3EH-3FH	16	PGPORT Put/Get Port	During a PUT operation, data is written to this register by the host CPU or system DMA controller. The AGDC then places the data into display memory. During a GET operation, the host CPU or DMA controller reads the data from this register that was retrieved from the display memory by the AGDC.					
40H-57H	16 each	X, Y, DX, DY, XS, YS, XE, YE, XC, YC, DH, DV	Set the coordinate parameters for various drawing operations. The DX register is also used for reading the data during the READ COL command. The DH register is also used for storing half the line pattern when a 32-bit line pattern is used.					
58H-59H 16 PITCHS Pitch Source			Sets the number of words in the horizontal direction of the source display memory a to be transferred.					
5AH-5BH	16	PITCHD Pitch Destination	Sets the number of words in the horizontal direction of the display memory for drawing or as the destination of display memory transfer.					
5CH-5DH	16	STMAX Stack Maximum	Sets the size of the display memory area in words for the STACK (used during the arbitrary area fill PAINT command). Each boundary point found during the PAINT command requires six words of memory in the STACK area.					
5EH-5FH	16	PLANES Plane Select	Selects the type of logical operation to be performed on each plane during drawing or copying. Each bit in this register corresponds to a display memory plane. The least significant bit (bit 0) corresponds to the first plane, the most significant bit (bit 15) to the 16th plane. A 0 in the bit position for a plane indicates that the logical operation specified by MOD0 is to be performed and a 1, the operation specified by MOD1.					
60H-61H	16	PTNCNT Pattern Count	Sets the line pattern for drawing straight and curved lines. During filling or painting operations, the function of this register depends on the TL bit as follows.					
			TL = 1 PTNCNT specifies the length (in words) of the tilling pattern in display memory. The starting address is contained in the PTNP register.					
			TL = 0 PTNCNT contains the actual 16-bit pattern to be used as the tiling pattern.					
62H-69H	16 each	XCLMIN, YCLMIN, XCLMAX, YCLMAX	Defines the rectangular clipping region. An example is shown in figure 20.					
		X and Y Clipping, Minimum/Maximum Values						
6CH	4	MAGH Horizontal Magnification	Sets the horizontal enlarge/shrink factor.					
6CH	4	MAGV Vertical Magnification	Sets the vertical enlarge/shrink factor.					



Table 2.	Register	Descriptions	(cont)

Address (Hex)	Bits	Name	Description	
6DH	2	CLIP	Sets the clipping mode to select one of the	following operations.
		Clipping Mode	CLIP Function  Draws within the clipping rectang  No clipping operation  Draws outside the clipping rectar  Prohibited	gle. Must be in this mode for PAINT.
6EH-6FH	16	COMMAND	Commands to be executed by the AGDC (bits 0-7) consists of operation flags and the Processing begins when an operation code	upper byte (bits 8-15), an operation code
70H-71H	16	DISPLAY CTRL Display Control	Sets the operation of the display processor a function are shown in figure 21.	and sync signal generation. The format and
72H-73H	12	DISPLAY PITCH	Sets the total number of words in the horiz	ontal direction (width) of a plane.
			Display Pitch         Number of addresses           0000 0000 0000         4096           0000 0000 0001         1           0000 0000 0010         2           0000 0000 0011         3           :         1111 1111 1110         4094           1111 1111 1111         4095	(words)
73H	3	AC Address Control	Defines which address bus signal lines sho   AC	Conditions for setting DT active DAD <sub>0</sub> -DAD <sub>7</sub> = 0 Disabled Disabled Disabled DAD <sub>1</sub> -DAD <sub>8</sub> = 0 DAD <sub>2</sub> -DAD <sub>9</sub> = 0 DAD <sub>2</sub> -DAD <sub>10</sub> = 0 DAD <sub>4</sub> -DAD <sub>11</sub> = 0 DAD <sub>4</sub> -DAD <sub>11</sub> = 0
74H-76H	24	DAD Display Address	Sets the display starting address for the so	creen
77H (Lower 8 bits), 7DH (Upper 4 bits)	12	WC Word Count	Sets the number of displayed words during inactive)  WC   Number of displayed words of di	·
78H-79H	12	GCSRX Graphics Cursor X Coordinate	Sets the X (horizontal) coordinate start for as the number of dispaly cycles from the s	tart of each horizontal line  n on each horizontal line  e



Table 2. Register Descriptions (cont)

Address (Hex)	Bits	Name	Description				
79H	1	CRS Cursor Configure Select	Determines whether the horizontal and vertical cursor position registers are ANDed ORed together. See figure 22.  CRS Function 0 AND 1 OR				
79H	1	CE Cursor Display Enable	Enables the graphics cursor signal to be cutput on the GCSR pin.  CE Function O Disabled 1 Enabled				
7АН-7ВН	12	GCSRYS Graphics Cursor Y Coordinate Start	Determines the starting Y (vertical) coordinate of the graphics cursor, counting display lines from the top down.  GCSRYS  0000 0000 0000  Vertical starting line Invalid  0000 0000 0000  1st display line  0000 0000 0000  2nd display line  :  1111 1111 1110  4094th display line  1111 1111 1111  4095th display line				
7CH-7DH	12	GCSRYE Graphics Cursor Y Coordinate End	Determines the ending Y (vertical) coordinate of the graphics cursor, counting display lines from the top down.    GCSRYE				
7EH-7FH	12	HS (Horizontal Sync), HBP (Horizontal Back Porch), HH (HBP to Midpoint Between Consecutive HSs), HD (Horizontal Drawing Period), HFP (Horizontal Front Porch)	Sets the horizontal video sync (timing) parameters. See figure 23.  HS Horizontal sync high-level period (horizontal retrace)  HBP Horizontal back porch (non-displayed portion on left side of screen)  HH Rising/falling timing for even field synchronization during interlaced display  HD Horizontal display period (active display time)  HFP Horizontal front porch (non-displayed portion on right side of screen)  HS, HBP, HH, HD, HFP  0000 0000 0000  0000 4 clocks  1111 1111 1110 8190 clocks  1111 1111 1111 8192 clocks  *One display cycle is equal to two SCLK periods  Setting requirements  For display control by AGDC: HS, HBP, HH, HD, HBP ≥ 4 SCLK periods  For interlace display: HBP ≥ 6 SCLK periods  For Interlace display: HBP ≥ 6 SCLK periods  For AGDC in slave mode: HS ≥ 10 SCLK periods				




Table 2. Register Descriptions (cont)

Address (Hex)	Bits	Name	Description							
7EH-7FH	12 each	VS (Vertical Sync), VBP (Vertical Back Porch), L/F (Lines per Field), VFP (Vertical Front Porch)	VS Vertical syr VBP Vertical bac L/F Lines per fi VFP Vertical froi VS, VBP, L/F, VFP 0000 0000 0000 0000 0000 0010 0000 0000 0010 1111 1111 1110	nc (timing) parameters. See figure 23.  nc (retrace) high-level period  ck porch (non-displayed portion on upper part of screen)  eld (number of horizontal scan lines displayed)  nt porch (non-displayed portion on lower part of screen)  *Horizontal scan lines  4096  1  2  1  4094  4095  arameters are set as multiples of the horizontal scan line period						



1

111111111111111111




49NR-389B

11111111111111111111



Figure 16. Raster Operations; AND and OR (MODO/MOD1)



3-126




Figure 17. Status Register Format

8	7	6	5	4	3	2	1	0
CLIP	PGRDY	ODDFB	VSB	VS	DPERR	PPERR	DPBSY	PPBSY
3DH		3CH						

Bit	Flag Name	Abbreviation	Meaning When Bit = 1
0	Preprocessor Busy	PPBSY	The preprocessor is executing a command.
1	Drawing Processor Busy	DPBSY	The drawing processor is executing a command.
2	Preprocessor Error	PPERR	An error was detected during the execution of a command by the preprocessor.
3	Drawing Processor Error	DPERR	An error was detected during execution of a command by the drawing processor.
4	Vertical Sync Period	vs	Indicates vertical sync period.
5	Vertical Blanking Period	VSB	Indicates vertical blanking period.
6	Odd Field	ODDFD	Indicates odd field during interlaced operation.
7	Put/Get Ready	PGRDY	Indicates that data can be transferred during a PUT or GET command.
8	Clipping	CLIP	Picking or object detected.



Figure 18. Display Memory Addressing





# Figure 19. Register Format

7	6	5	4	3	2	1	0	
DBIE	PBIE	CIE	0	0	0	ABORT	RESET	l

Bit	Flag Name	Abbreviation	Meaning When Bit = 1
0	Software Reset	RESET	Initializes μPD72120.
1	Processor Abort	ABORT	Stops any processing being performed and clears the processor BUSY status.
2	Not used		Must be set to 0.
3	Not used		•
4	Not used		•
5	Clipping Interrupt Enable	CIE	Enables the INT signal when picking (drawing in the clipped region).
6	Preprocessor Busy Interrupt Enable	PBIE	Enables the INT signal when the preprocessor status changes from BUSY to NOT BUSY.
7	Drawing Processor Busy Interrupt Enable	DBIE	Enables the INT signal when the drawing processor status changes from BUSY to NOT BUSY.

Figure 20. Rectangular Clipping Region




Figure 21. Display Control Register

MS	B 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	LSB
	DTM	DTT		DAD+		IN	RE	sc	FCCL	TCCL	MASK	M/S	SD	ᄕ	SPST	svs	7

Bit	Flag Name	Abbreviation	Function						
0	Slave Sync	svs	When the AGDC is in the slave mode, SVS determines the initialization of the internal horizontal and vertical counters. SVS is ignored in the master mode.						
			SVS Initializes the vertical and horizontal counters at the rising edge of EXVS and EXHS, respectively.  1 Initializes the vertical and horizontal counters at the rising edge of EXVS.						
1	Sync Parameter Setting	SPST	Enables the writing of the sync timing parameters (HS, HBP, HH, HD, HFP, VS, VBP, L/F and VFP) to address 7EH-7FH. The writing should take place after SPST is set to 0, then to 1.						
			SPST Disables writing of sync parameters 1 Enables writing of sync parameters						
2	Display Lines per Frame in Interlace Mode	LFI	Defines whether there is an even or odd number of lines per frame in interlaced mode. LFI is ignored in non-interlaced mode.						
			LFI 0 Even total number of lines for the sum of even and odd fields (one frame). 1 Odd total number of lines for sum of even and odd fields.						



Figure 21. Display Control Register (cont)


Bit	Flag Name	Abbreviation	Function
3	Stop Display	SD	Defines the state of the BLANK output signal. SD is set to 1 by a high level on the RESET pin.  SD 0 BLANK signal active (high) only for the non-display period defined by the video sync signals.  1 BLANK signal active for display and non-display periods (on continuously),
4	Master/Slave	M/S	Defines whether the AGDC is a master or a slave in terms of video sync signal generation.  M/S  O Sets the AGDC to slave mode (video sync signals input through EXVS and EXHS).  Sets the AGDC to master mode (generates video sync signals and outputs them through VS and HS).
5	Mask	MASK	Defines the VS signal output timing in the master mode. In the slave mode, defines the validity of the EXHS and EXVS sync timing input.  MS MASK 0 0 Accepts EXHS and EXVS sync timing input. 1 1 0 Only the VS signal of the even field in interlace mode is output. 1 1 The VS signal is output normally.
6	Timing Counter Clear	TCCL	Defines the timing for initializing the internal display cycle counter when the AGDC is in slave mode. TCCL is ignored when the AGDC is in master mode.  TCCL  Does not initialize the display cycle counter on the rising edge of EXVS. Initializes the display cycle counter on the rising edge of EXVS (sets the counter to the D1 cycle).
7	Field Counter Clear	FCCL	Defines the timing for initializing the Internal field counter when using interlaced display in the slave mode. When the AGDC is in master mode or non-interlaced display, FCCL is ignored.  FCCL  Does not initialize the field counter on the rising edge of EXVS.  Initializes the field counter on the rising edge of EXVS, setting the counter to the even field.
8	Steal Control	sc	Defines the relationship between the CLK and SCLK signals when the AGDC is in the DT mode (using video RAMs). If the AGDC is in cycle steal mode, SC is ignored SC CLK does not equal SCLK.  1 CLK and SCLK are the same
9	Refresh Enable	RE	Defines whether the AGDC is to generate DRAM refresh addresses.  RE  O The AGDC does not generate DRAM refresh addresses  1 The AGDC generates DRAM refresh address while HS is active (high)
10	Interlace	IN	Defines whether interlaced or non-interlaced display mode is to be used.    Non-interlaced display   Interlaced display



Figure 21. Display Control Register (cont)

Bit	Flag Name	Abbreviation	Function
11, 12, 13	Display Address Proceedings	DAD+	Defines how the AGDC's 24-bit display address register is to be incremented during each display cycle. The register is not incremented while BLANK is active. It is incremented ast each display cycle (two SCLK periods) in the DT (VRAM) mode or each time a display cycle is started in the CS (cycle steal) mode.    DAD +
14	Data Transfer Timing	DTT	Defines the output timing for the DT (data transfer) signal when using VRAMs. DTT is ignored in the cycle steal mode.  DTT  O DT is generated (active low) when any of the following conditions is true.  (a) At the start of the screen display (at the first rising edge of the BLANK signal in a frame)  (b) At the start of each horizontal scan line (at the falling edge of BLANK)  (c) When all 8 AC register-defined bits of the 24-bit display address are 0 (when the lower 8 bits are 00H).  1 DT is generated when any of the following conditions is true.  (a) At the start of the screen display (at the first rising edge of the BLANK signal in a frame)
15	Data Transfer Mode	DTM	(b) When all 8 AC register-defined bits of the 24-bit display address are 0.  Defines the display cycle generation timing. Data transfer mode is normally used with video RAMs and cycle steal mode with other types of memories.  DTM  O Sets the cycle steal (SC) mode. The DT/DISP pin outputs the DISP signal (active low). Display and drawing cycles alternate in this mode.  Sets the data transfer (DT) mode. The DT/DISP pin outputs the DT signal (active low).

Figure 22. Cursor Position Select












Table 2	liet.	of DDAW	Commands	
IBUIR J.	<b>LJ31</b> 1	u unner	Lachificianimis	i

Commands		Absolute Coordinates	Relative Coordinates
Data Read Commands	Coordinate value read	READ_DP	<del>-</del> -
	Color information read	READ_COL	
Graphics Drawing	Dot	DOT_D	
Commands		A_DOT_M	R_DOT_M
	Straight line	A_LINE_MO	R_LINE_M0
		A_LINE_M1	R_LINE_M1
		A_LINE_M2	R_LINE_M2
		A_LINE_DO	R_LINE_DO
		A_LINE_D1	R_LINE_D1
		A_LINE_D2	R_LINE_D2
		A_LINE_D3	
	Rectangle	A_REC	R_REC
	Circle	CRL	
	Arc	CARC	
	Circle sector	CSEC	
	Circle segment (bow)	CSEG	· <u></u>
	Ellipse	ELPS	
	Ellipse arc	EARC	
	Ellipse sector	ESEC	
	Ellipse segment (bow)	ESEG	·
Fill Commands	Arbitrary area fill	PAINT	
	Triangle fill	A_TRI_FILL	·
	Trapezoid fill	A_TRA_FILL	
	Rectangle fill	A_REC_FILL_C	
		A_REC_FILL_A	R_REC_FILL
	Circle fill	CRL_FILL	
	Ellipse fill	ELPS_FILL	
Copy Commands	Physical address to physical address	A_COPY_AA	
	Coordinate to physical address	A_COPY_CA	
	Physical address to coordinate	A_COPY_AC	
	Coordinate to coordinate	A_COPY_CC	•
	Copy function extensions	90°_COPY	
		SL_COPY	
		FR_ES_COPY	
		ES_COPY	<del>, , , , , , , , , , , , , , , , , , , </del>
PUT/GET Commands	System memory to display memory	PUT_A	
		PUT_C	
	Display memory to system memory	GET_A	
		GET_C	
	GET function extensions	90°_GET	



Commands	Name						ı	Desc	iptio	n								
Data Read Commands	READ. Read I		ıg Poir		FH									ordinat read by 6E	the h			tput
	0	0	0	0	0	1	T	0	0	0	0		0	0	0	0	0	0
	READ Read				FH		!	he co place least	ordin d in th signif	ates in	X, Y) regi: oit co	po ster orre:	inted to be spond	memory to by the read b is to the e. 6E	ne X a y the e first	and Y i host C	egiste PU. TI	rs is 18
	1	0	0	1	1	1	T	0	0	0	C		0	0	0	0	0	0
Graphics Drawing Commands	DOT_0 Dot Di						•	Y#). point	The di er of t	rawing	poi ITCN	nte	r (X#,	rawing Y#) rei er shifts	nains	uncha	anged.	The bi
					FH		_					-		6E				
	0	0	0	0	1	0		0	0	0				PXEN	BF	PPX	0	0
	A_DO Absolu	T_M ute Do	t with	Move			1	and Y chan	regis ges to	sters, (X, Y	respi	ecti e bi	vely. it poir	ordinate The draw ster of the ward th	wing p ne PN	pointe TCNT	(X#, \	(#)
				6	FH									6E	H			
	0	0	0	0	1	1		0	0	0	11	•	0	PXEN	BF	PX	0	0
	R_DO Relati	T_M ve Dot	with i	/love	<del></del>	-		and [ chan	)Y reg ges to	isters (X+i	, res	рес /+[	tively. DY). Ti	Y+DY) The dr	awing ointer	point of the	er (X#, PNTC	Y#)
				E	FH									6E	Н			
	0	0	0	1	0	0		0	0	٥	JI	P	0	PXEN	BF	PPX	0	0
	Absol	ute Lir	e with	Move	0, 1, 2			the X regis draw	and ' ters. \ n. The	Y regi NEP o	sters leteri ing p	to nin ooir	(XE, ` es wh nter (X	coordina (E) poir ether th	nted t	o by the point	ne XE a (XE, Y	ınd YE E) is
	A_LIN	IE_MO							ters. 1					to the v				
					FH						_			6E	H		<b></b>	<b></b> _
	0	0	0	1	0	1		٥	0	ED	1	Р	ES	PXEN	BI	PPX	ESH	WEF



Commands	Name	Description
Graphics Drawing Commands (cont)	A_LINE_M1	The X, Y, XE, YE, XS, and YS registers do not change value.
	6FH	6EH
	0 0 0 1	0 0 0 ED IP ES PXEN BPPX ESH WE
		(PL)
	A_LINE_M2	The XS and YS registers change to the values in the X and Y registers. The X and Y registers change to the values in the XE and YE registers. The XE and YE registers do not change value.
	6FH	6EH
	0 0 0 1	<del></del>
		(PL)
	Absolute Line Direct 0, 1, 2,	A straight line is drawn from the current drawing pointer (X# Y#) to the coordinates (XE, YE) pointed to by the XE and YE registers, respectively. The values in the X and Y registers should be equal to the drawing pointer (X#, Y#) in order to execute these commands. The drawing of the end point (XE, YE) is determined by WEP. The commands differ as follows.
	A_LINE_DO	The drawing pointer (X#, Y#) and X and Y register values change to XE and YE. The values in the XE, YE, XS, and YS registers do not change.
	0 0 1 0 0	6EH
		(PL)
	A_LINE_D1	The values in the X, Y, XE, YE, XS, and YS registers do not change. The drawing pointer (X#, Y#) changes to (XE, YE).
	0 0 1 0	
		(PL)
	<del></del>	
	A_LINE_D2	The values in the XS and YS registers change to those in the and Y registers. The X and Y register values change to those in the XE and YE registers. The XE and YE register values of not change. The drawing pointer (X#, Y#) changes to (XE, YE).
	A_LINE_D2	and Y registers. The X and Y register values change to those in the XE and YE registers. The XE and YE register values do not change. The drawing pointer (X#, Y#) changes to (XE,



Table 4. DRAW Command Descriptions (cont)

Commands	Name	Description
Graphics Drawing Commands (cont)	A_LINE_D3	The values in the XS and YS registers are used for the end point of the line. The drawing pointer changes to (XS, YS). The values in the X and Y registers change to those in the XS and YS registers. The XE, YE, XS, and YS register values do not change.
	6FH	6EH
	0 0 1 0 1 1	0 0 ED IP ES PXEN BPPX ESH WEP
		(PL)
	Relative Line with Move 0, 1, 2	A straight line is drawn from coordinates (X, Y) pointed to by the X and Y registers to the point (X+DX, Y+DY) with DX and DY contained in their respective registers. Drawing of the end point is determined by the WEP bit.
	R_LINE_M0	The drawing pointer (X#, Y#) changes to (X+DX, Y+DY). The X and Y registers change to (X+DX, Y+DY). The DX, DY, XS, and YS register values do not change.
	0 0 1 1 0 0	0 0 ED IP ES PXEN BPPX ESH WEP
		(PL)
	R_LINE_M1 6FH	The drawing pointer (X#, Y#) changes to (X+DX, Y+DY). The X, Y, DX, DY, XS, and YS register values do not change. 6EH
	0 0 1 1 0 1	0 0 ED IP ES PXEN BPPX ESH WEP (PL)
		(1-)
	R_LINE_M2	The drawing pointer $(X\#, Y\#)$ changes to $(X+DX, Y+DY)$ . The XS, and YS registers change to $(X, Y)$ . The X and Y registers change to $(X+DX, Y+DY)$ . The DX and DY register values do not change.
	6FH	6EH
	0 0 1 1 1 0	0 0 ED IP ES PXEN BPPX ESH WEP
	R Line Direct 0, 1, 2	A straight line is drawn from the drawing pointer (X#, Y#) to the coordinates (X+DX, Y+DY) pointed to by the DX and DY registers. The drawing of the end point is determined by the WEP bit. The drawing pointer changes to (X+DX, Y+DY).
	R_LINE_DO	The X and Y registers change to (X+DX, Y+DY). The DX, DY, XS, and YS register values do not change.
	R_LINE_D0 6FH	



Table 4. L	Drawina (	Command	Descri	ptions :	(cont)
------------	-----------	---------	--------	----------	--------

Commands	Name			-	Dee	criptic	an .						
Graphics Drawing	R_LINE_D1							(S. and	YS re	egister v	alues do no	ot chan	ge .
Commands (cont)						.,	,, .	,		<b>g</b> .015. 1.			
	<del></del>	<b>6</b> F	H							6EI	Η		
	0 1 0	0	0	0	0	0	ED	IP	ES	PXEN	BPPX	ESH	WEP
											(PL)		
	R_LINE_D2	61	FH F		ters		e to (X				, Y). The X . K and DY re		
	0 1 0	0	0	1	0	0	ED	ΙP	ES	PXEN	BPPX	ESH	WEP
		<u> </u>		<u> </u>			1			1. 242.14	(PL)	20	1
	A_REC Absolute Rectangle	,		····	and (X, `	Y axes	ls dra (XS, YS	wn wit 3) poin	h the o	diagonal by the )	ai sides par vertices at K, Y, XS, an (X#, Y#) c	coordi d YS re	nates egis-
		6F	Н							6EI	Η		
	0 1 0	0	_ 1	0	0	0	0	IP	ES	PXEN	BPPX	ESH	0
	R_REC Relative Rectangle				and (X, `	Y axes	is dra (X+DX	wn wit (, Y+D	h the	diagonal e drawin	ai sides par vertices at g pointer (	coordi	nates
		_	H	T :		T				6EI		I	
	0 1 0	0	1	1 1	0	0	0	IP.	ES	PXEN	BPPX	ESH	0
	CRL Circle	- Fi	<b></b>	,	poir fine chai	ited to	by the e DX re (XC, Y	XC an egister (C+D)	d YC : The c (). The	registers frawing p	n the center and with repointer (X# started fro	adius D , Y#)	X de-
	0 1 0	1	0	0	0	0	0	IP	0	PXEN	BPPX	0	0
	CARC Circle Arc				with are ters,	the ce pointed	nter of to by ctively.	the cli	rcie at 3, YS,	(XC, YC) XE, YE, :	es (XS, YS) and radius XC, YC, and changes to	DX. Ti	hese gis-
		6F	Н							6E	4		
	0 1 0	1	0	1	0	0	CF	IP	0	PXEN	BPPX	0	WEP
	CSEC Circle Sector				radi poir	us, (XS	, YS) tł drawin	ne star	ting p	oint, and	ter at (XC, ' i (XE, YE) t (XS, YS).		
		6F	-H							6El	-1		
	0 1 0	1	1	0	0	0	CF	IP	0	PXEN	BPPX	0	0
	<u> </u>												



Table 4.	DRAW	Command Descriptions	(cont)
----------	------	----------------------	--------

Commands	Name		Description
Graphics Drawing Commands (cont)	CSEG Circle Segment		A circle segment is drawn with the arc starting at (XS, YS), ending at (XE, YE), the circle center at (XC, YC), and with radius DX. A line segment connects the arc starting and ending point to complete the segment. The drawing pointer (X#, Y#) changes to (XS, YS). The radius DX must be > 0.
	6F	H	6EH
	0 1 0 1	1 0	1 0 CF IP 0 PXEN BPPX 0 0
	ELPS Ellipse		An ellipse with major and minor axes parallel to the coordinate axes is drawn counterclockwise with the center at (XC, YC), the Y-direction radius DY, and the ratio of the squares of the X-axis and Y-axis radii in DH and DV such that $DX^2/DY^2 = DH/DV$ . The drawing pointer (X#, Y#) changes to (XC, YC+DY). The radius DY must be $> 0$ .
	6F	Η	6EH
	0 1 0 1	1 1	0 0 0 IP 0 PXEN BPPX 0 0
	EARC Ellipse Arc		An elliptical arc with major and minor axes parallel to the coordinate axes is drawn from (XS, YS) to (XE, YE) with the ellipse center at (XC, YC), Y-direction radius DY, and the ratio of the squares of the X- and Y-direction radii $DX^2/DY^2 = DH/DV$ . The drawing pointer (X#, Y#) changes to (XE, YE). The radius DY must be $> 0$ .
	6F	<u>H</u>	6EH
	0 1 1 0	0 0	0 0 CF IP 0 PXEN BPPX 0 WEP
	ESEC Ellipse Sector		An elliptical sector with major and minor axes parallel to the coordinate axes is drawn from (XS, YS) to (XE, YE) with the ellipse center at (XC, YC), Y-direction radius DY, and the ratio of the squares of the X- and Y-direction radii DX <sup>2</sup> /DY <sup>2</sup> = DH/DV. The drawing pointer (X#, Y#) changes to XS, YS). The radius DY must be > 0.
	6F	н	6EH
	0 1 1 0	0 1	0 0 CF IP 0 PXEN BPPX 0 0
	ESEG Ellipse Segment		An elliptical segment with major and minor axes parallel to the coordinate axes is drawn from (XS, YS) to (XE, YE) with the ellipse center at (XC, YC), Y-direction radius DY, and the ratio of the squares of the X- and Y-direction radii DX <sup>2</sup> /DY <sup>2</sup> = DH/DV. The drawing pointer (X#, Y#) changes to (XS, YS).
	6F	Н	6€H
	0 1 1 0	0 1	0 1 CF IP 0 PXEN BPPX 0 0



Table 4. DRAW Command Descrip	otions i	(cont)
-------------------------------	----------	--------

nates (X, Y) and the resulting enclosed area is filled with a solid or tilling pattern. When PMOD = 0, the boundary colors are set into the DX register. The area to be painted must be enclosed within the elipping rectangle and the CLIP register must be set to 00.    GFH	Commands	Name	,					Des	criptic	n					_		
A.TRI_FILL Absolute Triangle Fill  SFH  O	ill and Paint Commands	PAINT						nate solic are s encl	s (X, Y l or tili set into osed w	) and t ng patt the Di vithin th	he res ern. W X regis 1e clipi	uiting 'hen P ster. Th	enclos MOD le area	ed are = 0, th to be	ea is fille ne boun painte	ed with dary o d mus	h a colors t be
A triangular region with vertices at (X, Y), (XS, YS), and (XC, YC) is filled with the tilling pattern. Y, YS, and YC must not be equal to each other.    SFH				-	$\overline{}$		<del></del> –						<del></del>	T			
Absolute Triangle Fill  VC) is filled with the tiling pattern. Y, YS, and YC must not be equal to each other.  6EH  0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 SS WL WR 0 0  A_TRA_FILL Absolute Trapezoid Fill  A trapezoidal area with its parallel sides (upper and lower) de fined by line segments connecting (X, Y) to (XS, Y) and (YS, YE) to (KE, YE), where YS is an X-axis value, is filled with the tiling pattern.  6EH  6EH  6EH  6EH  A trapezoidal area with its upper parallel side defined by the line segment connecting (X, Y) to (XS, Y), a height of DV+1 dots above the lower side line segment connecting X+DX an X3+XC, is filled with the tiling pattern.  6FH  6EH  6EH  6EH  6EH  6EH  6EH  6EH		0	1	1	0	1	0	0	0	TL	0	1_	SS	0	PMOD	0	0
A_TRA_FILL Absolute Trapezoid Fill  BFH  O		-		iangle		=н		YC)	is filled	d with t	he tilir		tern. Y	YS, a			
Absolute Trapezoid Fill  fined by line segments connecting (X, Y) to (XS, Y) and (YS, YE) to (XE, YE), where YS is an X-axis value, is filled with the tiling pattern.  6EH  0 1 1 1 0 0 0 0 TL 0 1 SS WL WR 0 0  R_TRA_FILL Relative Trapezoid Fill  A trapezoidal area with its upper parallel side defined by the line segment connecting (X, Y) to (XS, Y), a height of DV+1 dots above the lower side line segment connecting X + DX an XS + XC, is filled with the tiling pattern.  6FH  6EH  A rectangle with vertical and horizontal sides parallel to the coordinates segment connecting X + DX and XS + XC, Y,		0	1	1	0	1	1	0	0	TL	0	1	SS	WL	WR	0	0
R_TRA_FILL Relative Trapezoid Fill  A trapezoidal area with its upper parallel side defined by the line segment connecting (X, Y) to (XS, Y), a height of DV+1 dots above the lower side line segment connecting X+DX an XS+XC, is filled with the tiling pattern.  6FH  6EH  A rectangle with vertical and horizontal sides parallel to the coordinate axes is filled with the tiling pattern. The diagonal vertices of the rectangle are (X, Y) and (XS, YS).  6FH  A rectangle with vertical and horizontal sides parallel to the coordinate axes is filled with the tiling pattern. The diagonal vertices of the rectangle are (X, Y) and (XS, YS).  A REC_FILL_A Absolute Rectangle Fill by Address  A rectangle with vertical and horizontal sides parallel to the coordinate axes is filled with the tiling pattern. The rectangle is defined by the number of dots in the horizontal direction DH+1, the number of dots in the horizontal direction DH+1, the number of dots in the vertical direction DV+1, the starting address (physical address) EAD1, and the bit positio in the starting address dAD1.  6FH  6EH						FH FH		fined YE)	by lir to (XE	ne segn , YE), v	nents	conne	cting ( un X-ax	X, Y) t ds val	o (XS, 1	Y) and	(YS,
R_TRA_FILL Relative Trapezoid Fill  A trapezoidal area with its upper parallel side defined by the line segment connecting (X, Y) to (XS, Y), a height of DV+1 dots above the lower side line segment connecting X+DX an XS+XC, is filled with the timp pattern.  6FH  6FH  6EH  A rectangle with vertical and horizontal sides parallel to the coordinates were is filled with the tilling pattern. The diagonal vertices of the rectangle are (X, Y) and (XS, YS).  6FH  A rectangle with vertical and horizontal sides parallel to the coordinate axes is filled with the tilling pattern. The diagonal vertices of the rectangle are (X, Y) and (XS, YS).  A rectangle with vertical and horizontal sides parallel to the coordinate axes is filled with the tilling pattern. The rectangle is defined by the number of dots in the horizontal direction DH+1, the number of dots in the vertical direction DV+1, the starting address (physical address) EAD1, and the bit position in the starting address dAD1.  6FH  6EH			1	1	1	_	T 6	_ n	0	Tı	_	1	1		WP	<u> </u>	_
Iline segment connecting (X, Y) to (XS, Y), a height of DV+1 dots above the lower side line segment connecting X+DX an XS+XC, is filled with the tiling pattern.  6FH  0 1 1 1 0 1 0 0 TL 0 1 SS WL WR 0 0  A_REC_FILL_C Absolute Rectangle Fill by Coordinates  6FH  1 0 0 0 1 1 0 0 TL 0 1 SS WL WR FAST 0  A_REC_FILL_A Absolute Rectangle Fill by Address  A rectangle with vertical and horizontal sides parallel to the coordinate axes is filled with the tiling pattern. The diagonal vertices of the rectangle are (X, Y) and (XS, YS).  A_REC_FILL_A Absolute Rectangle Fill by Address  A rectangle with vertical and horizontal sides parallel to the coordinate axes is filled with the tiling pattern. The rectangle is defined by the number of dots in the vertical direction DH+1,																	
A_REC_FILL_C Absolute Rectangle FIII by Coordinates  6FH  A rectangle with vertical and horizontal sides parallel to the coordinate axes is filled with the tilling pattern. The diagonal vertices of the rectangle are (X, Y) and (XS, YS).  6FH  AREC_FILL_A Absolute Rectangle Fill by Address  A rectangle with vertical and horizontal sides parallel to the coordinate axes is filled with the tilling pattern. The diagonal vertices of the rectangle are (X, Y) and (XS, YS).  AREC_FILL_A Absolute Rectangle Fill by Address  A rectangle with vertical and horizontal sides parallel to the coordinate axes is filled with the tilling pattern. The rectangle is defined by the number of dots in the horizontal direction DH+1, the number of dots in the vertical direction DV+1, the starting address (physical address) EAD1, and the bit position in the starting address dAD1.  6FH  6EH					ı Fill			line dots	segme above	nt con	necting wer sic	g (X, Y le line	) to (X segme	S, Y), ent co	a heigh	t of D	/+1
A_REC_FILL_C Absolute Rectangle FIII by Coordinates  6FH  1 0 0 0 1 1 0 0 TL 0 1 SS WL WR FAST 0  A_REC_FILL_A Absolute Rectangle FIII by Address  A rectangle with vertical and horizontal sides parallel to the coordinate axes is filled with the tilling pattern. The diagonal vertices of the rectangle are (X, Y) and (XS, YS).  6FH  A rectangle with vertical and horizontal sides parallel to the coordinate axes is filled with the tilling pattern. The rectangle is defined by the number of dots in the horizontal direction DH+1, the number of dots in the vertical direction DV+1, the starting address (physical address) EAD1, and the bit position in the starting address dAD1.  6FH  6EH					61	FH							6	EH			
Absolute Rectangle FIII by Coordinates  COORDINATE STREET COORDINATE COORDINA		0	1	1	1	0	1	0	0	TL	0	1	SS	WL	WR	0	0
A_REC_FILL_A Absolute Rectangle Fill by Address  A rectangle with vertical and horizontal sides parallel to the coordinate exes is filled with the tiling pattern. The rectangle is defined by the number of dots in the horizontal direction DH+1, the number of dots in the vertical direction DV+1, the starting address (physical address) EAD1, and the bit position in the starting address dAD1.  6FH  A rectangle with vertical and horizontal sides parallel to the coordinate exes is filled with the tiling pattern. The rectangle is defined by the number of dots in the vertical direction DV+1, the starting address (physical address) EAD1, and the bit position in the starting address dAD1.		Absol	lute Re	ectang	ie Fill t	ру		COOT	dinate	axes is	s filled	with t	he tilir	ng pat	tern. Th		
A_REC_FILL_A Absolute Rectangle Fill by Address Address Arectangle with vertical and horizontal sides parallel to the coordinate exes is filled with the tiling pattern. The rectangle is defined by the number of dots in the horizontal direction DH+1, the number of dots in the vertical direction DV+1, the starting address (physical address) EAD1, and the bit position in the starting address dAD1.  6FH 6EH				_	6	FH			,								
Absolute Rectangle coordinate axes is filled with the tiling pattern. The rectangle is defined by the number of dots in the horizontal direction DH+1, the number of dots in the vertical direction DV+1, the starting address (physical address) EAD1, and the bit position in the starting address dAD1.  6FH 6EH		1	0	0	0	1	1	0	0	TL	0	1	SS	WL	WR	FAST	0
		Absol	lute Re	ctang	le			coor is de DH- star	dinate efined + 1, the ting ac	axes is by the numb dress	s filled numbe er of d (physic	with ter of de ots in cal add	he tilir ots in t the ver	ng pat the ho rtical o	tern. Th rizontal direction	e rect direct DV+	angle ion 1, the
1 0 0 0 1 1 1 0 0 0 1 1 1 1 0					6	FH							6	EH			
		1	0	0	0	1	1	1	0	0	0	1	1	1	1	1	0



Table 4. DRAW Command Descriptions (cont)

Commands	Name	Description
Fill and Paint Commands (cont)	R_REC_FILL Relative Rectangle Fill by Coordinates	A rectangle with vertical and horizontal sides parallel to the coordinate axes is filled with the tilling pattern. The rectangle is defined by the starting point (X, Y), the horizontal width DX and the vertical height DY. The diagonal vertices are at (X, Y) and (X+DX, Y+DY).
	6FH	· 6EH
	1 0 0 1 0 0	0 0 TL 0 1 SS WL WR FAST 0
	CRL_FILL Circle Fill	A circle with its center at (XC, YC) and a radius of DX is filled with the tilling pattern. Points on the circumference are filled. The filling starts from the top of the circle and proceeds downward.
	6FH	6EH
	0 1 0 1 0 0	0 0 TL 0 1 SS 1 1 0 0
	ELPS_FILL Ellipse Fill 6FH	An ellipse with its major and minor axes parallel to the coordinate axes, center at (XC, YC), Y-direction radius DY, and ratio of the squares of the X- and Y-direction radii DX2/DY2 = DH/DV is filled with the tiling pattern. The filling starts from the the top of the ellipse and proceeds downward.  6EH
	0 1 0 1 1 1	
Copy Commands	A_COPY_AA	A rectangular area of memory starting from physical location
	Absolute Copy Address	
	to Address	EAD2 and bit position dAD2, with horizontal size DH+1 dots and vertical size DV+1 dots, is transferred to the rectangular area of memory starting from EAD1 and bit position dAD1.
	6FH	and vertical size DV+1 dots, is transferred to the rectangular area of memory starting from EAD1 and bit position dAD1.  6EH
		and vertical size DV+1 dots, is transferred to the rectangular area of memory starting from EAD1 and bit position dAD1.  6EH
	A_COPY_CA Absolute Copy Coordinate to Address	and vertical size DV+1 dots, is transferred to the rectangular area of memory starting from EAD1 and bit position dAD1.  6EH  0 0 0 ESE REV ROT 0 SD_SEL FAST 0  A rectangular area of display memory starting from (XS, YS), with horizontal size DH+1 dots and vertical size DV+1 dots, is transferred to the rectangular area of memory starting from physical address EAD1 and bit position dAD1.
	6FH  0 1 1 1 1 0  A_COPY_CA  Absolute Copy Coordinate	and vertical size DV+1 dots, is transferred to the rectangular area of memory starting from EAD1 and bit position dAD1.  6EH  0 0 0 ESE REV ROT 0 SD_SEL FAST 0  A rectangular area of display memory starting from (XS, YS), with horizontal size DH+1 dots and vertical size DV+1 dots, is transferred to the rectangular area of memory starting from physical address EAD1 and bit position dAD1.  6EH
	A_COPY_CA Absolute Copy Coordinate to Address  6FH	and vertical size DV+1 dots, is transferred to the rectangular area of memory starting from EAD1 and bit position dAD1.  6EH  0 0 0 ESE REV ROT 0 SD_SEL FAST 0  A rectangular area of display memory starting from (XS, YS), with horizontal size DH+1 dots and vertical size DV+1 dots, is transferred to the rectangular area of memory starting from physical address EAD1 and bit position dAD1.  6EH
	A_COPY_CA Absolute Copy Coordinate to Address  6FH	and vertical size DV+1 dots, is transferred to the rectangular area of memory starting from EAD1 and bit position dAD1.  6EH  0 0 0 ESE REV ROT 0 SD_SEL FAST 0  A rectangular area of display memory starting from (XS, YS), with horizontal size DH+1 dots and vertical size DV+1 dots, is transferred to the rectangular area of memory starting from physical address EAD1 and bit position dAD1.  6EH
	6FH  0 1 1 1 1 0  A_COPY_CA Absolute Copy Coordinate to Address  6FH  0 1 1 1 1 1  A_COPY_AC Absolute Copy Address	and vertical size DV+1 dots, is transferred to the rectangular area of memory starting from EAD1 and bit position dAD1.  6EH  O O ESE REV ROT O SD_SEL FAST O  A rectangular area of display memory starting from (XS, YS), with horizontal size DH+1 dots and vertical size DV+1 dots, is transferred to the rectangular area of memory starting from physical address EAD1 and bit position dAD1.  6EH  O O ESE REV ROT O SD_SEL FAST O  A rectangular area of display memory starting from physical address EAD2 and bit position dAD2, with horizontal size DH+1 dots and vertical size DV+1 dots, is transferred to the



Table 4. L	DRAW (	Command	Descri	otions	(cont)
------------	--------	---------	--------	--------	--------

Commands	Name		Description  A rectangular area of display memory starting from (XS, YS), with horizontal size DH+1 dots and vertical size DV+1 dots, is transferred to the rectangular area of memory starting at (X, Y).					
Copy Commands (cont)	A_COPY_CC Absolute Copy Coordin to Coordinate	ate						
		6FH	6EH					
	1 0 0 0	0 1	0 0 ESE REV ROT 0 SD_SEL FAST 0					
Copy Function Extensions			The function of each COPY command can be extended by changing the lower 2 bits of the command code. This extension is defined in the lower byte (6EH) of the command register.					
	90°_COPY 90° Rotation Copy		The transferred memory area is rotated 90° counterclockwise.					
			6EH					
		ESE REV	ROT 1 SD_SEL 0 0					
	SL_COPY Slant Copy		The data in a rectangular area of display memory is slanted by DX in the X-direction to the change in the Y-direction 6EH					
		ESE REV	ROT 0 SD_SEL 0 1					
	FR_ES_COPY Free Angle Rotation, Enlarge/Shrink Copy		The rectangular data from the source area is transferred to a parallelogram at the destination area in display memory. DY and DX determine the angle for the horizontal side, XE and YI for the vertical side. MAGH and MAGV determine the horizontal and vertical enlargement or shrink factors.					
		ESH ESV	6EH   FS   1   SD_SEL   1   0					
	ES_COPY Enlarge/Shrink Copy		The rectangular data from the source area is transferred to a rectangular area at the destination in display memory and en larged or shrunk in the horizontal and/or vertical direction. MAGH and MAGV determine the horizontal and vertical scale factors.					
			6EH					
		ESH REV	ROT ESV SD_SEL 1 1					



Table 4. DRAW Command Descriptions (cont)

Commands	Name	Name									
PUT/GET Commands	PUT_A Put Data to Address Field		of di posi	splay r	nemor .D1 wit	y starti h horiz	ng fro	m wor	ister to a rect d address EA DH+1 dots a	D1 an	d bit
	6FH							61	EH		
	1 0 0 1 0	) 1	0	0	0	REV	ROT	0	SD_SEL	1	1
	PUT_C Put Data to Coordinate Field		of di	splay r	nemor		ng fro	m (X,`	ister to a rect Y) with horizon I dots.		
	6FH							61	EH		
	1 0 0 1 1	1 0	0	0	0	REV	ROT	0	SD_SEL	1	1
	GET_A Get Data from Address Field		Transfers data to the PGPORT register from of display memory starting from word addrest position dAD1 with horizontal width DH+1 dheight DV+1 dots.				d address EA	D1 an	d bit		
	6FH		- 6EH								
	1 0 0 1 0	) 1	1	0	0	0	0	0	SD_SEL	1	0
	GET_C Get Data from Coordinate Field 6FH	Transfers data to the PGPORT register from a rectangular are of display memory starting from (X, Y) with horizontal width DH+1 dots and vertical height DV+1 dots.  6EH									
		1 0	1 1	0	0	0	0	0	SD_SEL	1	1
			<u> </u>								
	Get Function Extensions 90°_COPY		Data in the rectangular area of display memory is rotated through 90° and transferred to the PGPORT register.					ed			
		0 REV	ROT	1	SD	SEL	1	0	]		
			<u> </u>	<u> </u>					J		



Figure 24. Graphics Drawing Commands






Figure 25. Fill and Paint Commands






Figure 26. Copy Commands; Copy, Rotate, Slant






Figure 27. Copy Commands; Enlarge/Shrink, Rotate






Table 5.	DRAW	Command	Summar	y
----------	------	---------	--------	---

Comma	nd	Орс	ode (He	x)	Parai	neter	8		
READ_C		04			None				
READ_C		9C	_		X, Y				
	B7		-	$\overline{}$	Flags			B0	-=··
	0	0	0	0	0	0	0	0	6EH
DOT_D		08			None				
A_DOT_		0C			X,Y				
R_DOT_		10	_		DX, D				
	B7	IP		(EN	Flags BPI		Г <sub>о</sub>	B0 0	6EH
	0	IP	ψ  P7	EN	DFI		U		0En
A_LINE		14			X, Y,	XE, Y			
	_M1 _M2	18 1 C							
-	_1412								
A_LINE.		20			XE, Y	Έ			
	_D1 _D2	24 28							
_	_D3	2C							
R_LINE	МО	30			y v 1	יים ער	,		
-	_M1	34			A, 1, 1	'ס, אס	ı		
	_M2	38							
R_LINE	D0	зС			DX, D	v			
	_D0 _D1	40			טא, נ	,,			
-	_D2	44							
	В7		Ope	ration	Flags	3		В0	
	ED	IP	ES P	ŒN	BPI	PX	ESH	WEP	6EH
						(PL)			ı
A_REC		48			X, Y,	XS, YS	 3		
R_REC		4C				DX, D			
	B7		Ope	ration	Flags	3		B0	1
	0	IP	ES P	KEN	BPI	PX	ESH	0	6EH
CRL		50		-	XC, Y	C, DX			
	B7		Ope	ration	Flags			В0	
	0	IP		ŒN	8PI		0	0	6EH
								١	<u> </u>
CARC		54			XC, Y	C, DX	, XS, Y	S, XE,	YE
	B7		Ope	ration	Flags	3		В0	
	CF	IΡ	0 P	KEN	BP	PX	0	WEP	6EH
							YS V	'S, XE,	VE
CSEC		ÆΩ			X(: V	צח יו			
CSEC CSEG		58 5A			XC, Y	C, DX	1,70, 1	O, 7(2)	-
	B7			ration	KC, Y		0	B0	6EH

Comma	nd	Орс	ode	(Hex)		meter			
ELPS		5Ç			XC, Y	rc, dy,	DH, I	V	
	B7			peratio				BO	ı
	0	IΡ	0	PXEN	BP	PX	0	0	6EH
EARC		60			XC, Y		DH, I	OV, DX,	XS, YS,
	B7		0	peratio	n Flag	s		B0	
	CF	IP	0	PXEN	BP	PX	0	WEP	6EH
ESEC		64					DH, I	OV, DX,	XS, YS,
ESEG		65			XE, \	re			
	B7		0	peratio	n Flag	s		ВО	
	CF	IP	0	PXEN	BF	PX	0	0	6EH
PAINT		68			X, Y,	(DX)			
	B7		0	peratio	n Flag	s		B0	
	TL	0	1	SS	0	PMOD	0	0	6EH
A_TRI_F A_TRA_ R_TRA_	FILL	6C 70 74	0	peratio	X, Y, X, Y,	XS, YS XS, YS XS, D	S, XE,	YΕ	
	TL	0	1	SS	WL	WR	0	0	6EH
A_REC_	FILL_C	8C		peratio		XS, YS	<u> </u>	B0	
	TL	0	1	ss	WL	WR	FAST	0	6EH
A_REC.	FILL_A	8E			EAD	1, dAD	1, DH	, DV	
	B7	- ,	_ 0	peratio	n Flag	s		B0	1
	0	0	1	1	1	1	1	0	6EH
R_REC	FILL	90	•		X, Y,	DX, D	Y		
	B7		0	peratio	n Flag	s		B0	1
	TL	0	1	SS	WL	WR	FAST	0	6EH



Table 5.	DRAW	Command	Summary	(cont)
----------	------	---------	---------	--------

Command	Opcode (Hex)	Parameters
CRL_FILL	50	XC, YC, DX
ELPS_FILL	5C	XC, YC, DY, DH, DV
_ B7	Operati	ion Flags B0
TL	0 1 SS	1 1 0 0 6EH
A_COPY_AA	78	EAD1, dAD1, EAD2, dAD2, DH, DV
_CA	7C	XS, YS, EAD1, dAD1, DH, DV
_AC	80 84	EAD2, dAD2, DH, DV, X, Y XS, YS, X, Y, DH, DV
_CC	-	
B7	<del></del>	ion Flags B0
ESE	REV ROT 0	SD_SEL FAST 0 6EH
A_90°_COPY_	AA 78	EAD1, dAD1, EAD2, dAD2, DH,
_(	CA 7C	XS, YS, EAD2, dAD2, DH, DV
	AC 80	EAD2, dAD2, X, Y, DH, DV
	CC 84	XS, YS, X, Y, DH, DV
B7		ion Flags B0
ESE	REV ROT 1	SD_SEL 0 0 6EH
	~ <del></del>	
A_SL_COPY_A	VA 78	EAD1, dAD1, EAD2, dAD2, DH, DV, DX
_0	CA 7C	XS, YS, EAD1, dAD1, DH, DV, DX
£	AC 80	EAD2, dAD2, X, Y, DH, DV, DX
_0	CC 84	XS, YS, X, Y, DH, DV, DX
_B7	Operat	ion Flags B0
ESE	REV ROT 0	SD_SEL 0 1 6EH
A_FR_ ES_COPY_A	A 78	EAD1, dAD1, EAD2, dAD2, DH, DV, DX, DY, XE, YE
_C	A 7C	XS, YS, EAD1, dAD1, DH, DV, DX, DY, XE, YE
_A.	C 80	EAD 2, dAD 2, X, Y, DH, DV, DX, DY, XE, YE
_c	C 84	XS, YS, X, Y, DH, DV, DX, DY, XE, YE
_B7	Operat	ion Flags B0
ESH	ESV FS 1	SD_SEL 1 0 6EH

Comma	nd	O	pcode	Hex	Paramete	rs
A_ES_C		AC 80 CC 84			EAD2, dAI XS, YS, X,	D2, X, Y, DH, DV Y, DH, DV
	В7			Operat	tion Flags	B0
	ESH	REV	ROT	ESV	SD_SEL	1 1 6EH
PUT_A _C		94 98			EAD1, dAD X, Y, DH, D	01, DH, DV DV
	В7			Operat	tion Flags	BO
	0	REV	ROT	0	SD_SEL	1 1 6EH
GET_A _C		96 9 <i>A</i>			EAD1, dAI X, Y, DH, I	01, DH, DV DV
	В7			Opera	tion Flags	BO
	0	0	0	0	SD_SEL	1 0 6EH
90°_GE	T_A _C	96			EAD1, dAI X, Y, DH, I	D1, DH, DV
	В7			Opera	tion Flags	Во
	0	REV	ROT	1	SD_SEL	1 0 6EH
		•				



Name	Description								
PXEN (Pixel Drawing Enable) BPPX (Bits per Pixel)	The plane or packed pixel display memory configuration is selected by PXEN and the number of bits in one pixel is defined by BPPX. The $\mu$ PD72120 display memory data width is 16 bits. For plane configuration, PXEN = 0.								
	BPPX	PXEN	Bits/Pixel						
	xx	0	1						
	00	1	2						
	01	1	4						
	10	1	8						
	11	1	16						
ES (Enlarge/Shrink)	Select the enlar	rge and shrink op	tions.						
ESH (Enlarge/Shrink Horizontally) ESV (Enlarge/Shrink Vertically)	ES	ESH	ESV	Copy Operation	Drawing Operation				
ESV (Enarge/Stillik vertically)	· ō_	X	X	No enlarge/shrink	No enlarge/shrink				
	1	0	X	Horizontal shrink	Horizontal pattern shrink				
	1	1	X	Horizontal enlarge	Horizontal pattern enlarge				
	1	Χ .	0	Vertical shrink	_				
	1	X	1	Vertical enlarge	_				
	Enlargement/Sh	hrinkage factors.							
	MAGH/MAGV	ESH/ESV = 0	ESH/ESV = 1						
	0	1/16	16/1						
	1	2/16	16/2						
	2	3/16	16/3						
	3	4/16	16/4						
	4	5/16	16/5						
	5	6/16	16/6						
	6	7/16	16/7						
	7	8/16	16/8						
	8	9/16	16/9						
	Š	10/16	16/10						
	10	11/16	16/11						
	11	12/16	16/12						
	12	13/16	16/13						
	13	14/16	16/14						
	14	15/16	16/15						
	15	16/16	16/16						
ED (Enlargement Direction)	Defines the dire	ection of enlarger	nent for line draw	ving.					
	ED	Enlargement Di	rection						
	ō			ection of drawing.					
	1		e line in the direc						
IP (Initialize Pattern Pointer)	Initializes the line pattern pointer to the first bit of the pattern register.								
	<u>IP</u>	Function							
	ō	Pointer not initi	alized						
	1	Pointer initializa	ed .						
CF (Clockwise Flag)	Defines the dra	wing direction for	r circular and elli	ptical arcs, sectors, and	d segments.				
	CF	Function							
	ō	Counterclockwi	80						
	1	Clockwise							



Table 6.	Operation	Flag Descri	ptions (	(cont)
----------	-----------	-------------	----------	--------

Name	Description						
TL (Tiling Pattern)	Defines the use of a tiling pattern in filling.						
SS (Single Source Pattern)	TL 0 0 1 1	SS 0 1 0 1	The patterns st The same patte	ored in ern store	CNT register is used for all planes display memory are used for each plane. od in display memory is used for all planes.		
	To quickly clear all planes to zero, set $TL = 0$ and $SS = 1$ . When it is necessary to paint with a different color for each bit, set $TL = 1$ and $SS = 0$ .						
PMOD (Paint Mode)	Selects the	Selects the arbitrary boundary area for the PAINT command.					
	PMOD 0 1	Boundar	Function Boundary colors are defined by the DX register. Boundaries are all the points with colors different than the starting point (X, Y).				
WL (Write Left)	Defines whether the boundary points are drawn during a FILL command.						
WR (Write Right)	0 Poli	ction nts on left bound nts on left bound	dary are not drawn dary are drawn	<u>WR</u> 0 1	Function Points on right boundary are not drawn Points on right boundary are drawn		
FAST (Fast)	Specifies the normal or fast mode for drawing.						
	FAST 0 1	0 Normal speed					
	However, FAST mode cannot be used for all drawing operations.						
	REC_F	REC_FILL The FAST mode cannot be used if clipping or painting with a tiling pattern. It can only be used for replacing data.					
	COPY	COPY The FAST mode can be used only for ordinary COPY with replace, it cannot be with other COPY operation or with multiple sources.					
ESE (Exchange Start With End)	Defines the reading order of the source data during COPY.						
	<u>ESE</u> 0 1		<u>Order</u> It to lower right (left to r ght to upper left (right to				
REV (Reverse)	Defines the reverse drawing direction during COPY						
	<u>REV</u> 0 1	0 Left to right, top to bottom					
ROT (Rotation)	Defines 180° rotation drawing during COPY.						
	ROT 0 1	Function Normal 180° rots	tion drawing				
SD_SEL (Source Destination Mode Select)	Selects the transfer mode between planes.						
	SD SEL 00	Transfer Mod Multiple sour	<u>fe</u> ces and single destinat	tion	Logical Operation By MOD1 during read of the sources; MOD0 during write to the destination		
	01	Multiple soul	ces and single destinat	tion	MOD0 or MOD1 during read of the sources; REPLACE during write to the destination		
	10	Single sourc	e and multiple desination	ons	MOD0 or MOD1 during write to each of the destinations.		
	11	Multiple sout	rces and multiple destin	ations	MOD0 or MOD1 during write to each of the destinations.		



Table 6.	Operation	Flag Descri	ptions i	(cont)

Name	Description						
FS (Fill Shortage)	When the coordinate conversion is made during the arbitrary angle rotate copy, some points may no be drawn. FS specifies whether to draw these points.						
	FS Function 0 X Points drawn 1 X Points not drawn						
	0 0 0 0						
	0 0 0 • • •						
	0 0 0 0 • • • 0 0 0 0						
	0 0 0 0 • • • X 0 0 0 0 • • • • X 0 0 0 • • •						
	0 0 0 0 X • • • 0 0 0 0						
	0 0 0 0 • • •						
	• • • • 0 0 0						
	0 0 0 0						
PL (Pattern Line Length)	Specifies whether a 16-bit or 32-bit pattern is to be used for line drawing.						
	PL Pattern Length Pattern						
	0 16 bits PNTCNT contains the 16-bit pattern.						
	1 32 bits PNTCNT contains the first 16 bits of the pattern; DH contains the next						

16 bits. The pattern cannot be initialized by setting IP = 0.