	Description	Pin	В	Α	Pin	Description	
	+5 V DC power	+5V	B1	A1	GND	Ground	
	+12 V DC power	+12V	B2	A2	GND	Ground	
	–12 V DC power	-12V	В3	A3	GND	Ground	
	+3.3 V DC power	+3.3V	B4	A4	GND	Ground	
	Secondary clock	CLK2	B5	A5	TX2	Secondary serial transmit	
	Secondary reset	/RESET2	В6	A6	RX2	Secondary serial receive	
	Primary clock	CLK	В7	A7	TX	Serial transmit	
	Primary reset	/RESET	В8	A8	RX	Serial receive	
-	Memory request	/MREQ	В9	A9	A0	16-bit address bus	JC-64 (8 Bit)
	I/O request	/IORQ		A10			
	Write strobe	/WR		A11	A2		
	Read strobe	/RD	B12	A12			
	Machine cycle 1 indicator	/M1	B13	A13			
Ð	Interrupt request	/INT	B14	A14			
Bit)	Non-maskable interrupt	/NMI	B15	A15			
8)	CPU wait request CPU halt indicator	······	B16	A16			
JC-64		/HALT		A17			
2	Bus request Bus acknowledge	/BUSREQ /BUSACK		·	A9 A10		
	Refresh cycle indicator	/BUSACK /RFSH	B20	· <del> </del>	A11		
-	Interrupt requests	/IRQ0	B21	A21	A11		
		/IRQ1	B21	· <del> </del>	A12		
		/IRQ1		·	A14		
İ		/IRQ2 /IRQ3	B23	<del> </del>	A14		
			B24	.i	A15		
	8-bit data bus	D0	B25		A17	24-bit address bus	
		D2	B27		A17		
		D3	B28	.i	A19		
			B29	<b></b>	A20		
		D5	B30	<b></b>	A21		
		D6	B31	A31	A22		
			B32	. <b></b>	A23		
	16-bit data bus		B33		A24	32-bit address bus	JC-100 (16 Bit)
		D9	B34	4	A25		
		D10	B35	A35	A26		
it)		D11	B36	A36	A27		
		D12	B37	A37	A28		
		D13	B38	A38	A29		
		D14	B39	A39	A30		
9 B		D15	B40	A40	A31		
1	Interrupt requests	/IRQ4	B41	A41	/DREQ0	Direct memory access	
JC-100 (16 Bit)		/IRQ5	B42	A42	/DACK0		
		/IRQ6	B43	A43	/DREQ1		
2		/IRQ7	B44	A44	/DACK1		
	Unassigned	NC	B45	A45	/DREQ2	Direct memory access	
		NC	B46	A46	/DACK2		
		NC	B47	A47	/DREQ3		
		NC	B48	A48	/DACK3		
	+5 V DC power	+5 <b>V</b>	B49	A49	GND	Ground	
	+12 V DC power	+12V	B50	A50	GND	Ground	