TOSHIBA NAND memory Toggle DDR1.0 **Technical Data Sheet**

Rev. 0.3 2012 - 04 - 10**TOSHIBA** Semiconductor & Storage Products **Memory Division**

TH58TEG8DCJTA20 / TH58TEG8DCJTAK0

1. INTRODUCTION

1.1. General Description

Toggle DDR is a NAND interface for high performance applications which support data read and write operations using bidirectional DQS.

Toggle DDR NAND has implemented 'Double Data Rate' without a clock. It is compatible with functions and command which have been supported in conventional type NAND(i.e. SDR NAND) while providing high data transfer rate based on the high-speed Toggle DDR Interface and saving power with separated DQ voltage. For applications that require high capacity and high performance NAND, Toggle DDR NAND is the most appropriate.

Toggle DDR1.0 NAND supports the interface speed of up to 100 MHz, which is faster than the data transfer rate offered by SDR NAND. Toggle DDR NAND transfers data at high speed using DQS signal that behaves as a clock, and DQS shall be used only when data is transferred for optimal power consumption.

This device supports both SDR interface and Toggle DDR interface. When starting, the device is activated in SDR mode. The interface mode can be changed into Toggle DDR interface utilizing specific command issued by the Host.

1.2. Definitions and Abbreviations

SDR

Acronym for single data rate.

DDR

Acronym for double data rate.

Address

The address is comprised of a column address with 2 cycles and a row address with 3 cycles. The row address identifies the page, block and LUN to be accessed. The column address identifies the byte within a page to access. The least significant bit of the column address shall always be zero.

Column

The byte location within the page register.

Row

Refer to the block and page to be accessed.

Page

The smallest addressable unit for the Read and the Program operations.

Block

Consists of multiple pages and is the smallest addressable unit for the Erase operation.

Plane

The unit that consists of a number of blocks. There are one or more Planes per LUN.

Page register

Register used to transfer data to and from the Flash Array.

Cache register

Register used to transfer data to and from the Host.

Defect area

The defect area is where factory defects are marked by the manufacturer. Refer to the section 3.2

Device

The packaged NAND unit. A device may contain more than a target.

LUN (Logical Unit Number)

The minimum unit that can independently execute commands and report status. There are one or more LUNs per $\overline{\text{CE}}$.

Target

An independent NAND Flash component with its own $\overline{\text{CE}}$ signal.

SR[x] (Status Read)

SR refers to the status register contained within a particular LUN. SR[x] refers to bit x in the status register for the associated LUN. Refer to section 5.13 for the definition of bit meanings within the status register.

1.3. Features

Organization

Table 1 Product Organization

Parameter	TC58TEG6DCJ	TH58TEG7DCJ	TH58TEG8DCJ
Part number (T _{OPER} : 0~70°C)	TC58TEG6DCJTA00	TH58TEG7DCJTA20	TH58TEG8DCJTA20
Part number (T _{OPER} : -40~85°C)	TC58TEG6DCJTAI0	TH58TEG7DCJTAK0	TH58TEG8DCJTAK0
Device capacity	17664×256×2092×8 bits	17664×256×2092×8×2 bits	17664×256×2092×8×4 bits
Page size	17664 Bytes	17664 Bytes	17664 Bytes
Block size	(4M + 320 K) Bytes	(4M + 320 K) Bytes	(4M + 320 K) Bytes
Plane size	9459990528Bytes	9459990528 Bytes	9459990528Bytes
Plane per one LUN	1 Planes	1 Planes	1 Planes
LUN per one target	1 LUNs	1 LUNs	2LUNs
Target per one device	1 target	2 targets	2 targets
Number of valid blocks per a device (min)	2018	4036	8072
Number of valid blocks per a device (max)	2092	4184	8368

Modes

Basic Operation

Page Read Operation (with Random Data Output), Data Out After Status Read, Sequential Cache Read Operation, Random Cache Read Operation, Page Program Operation (with Random Data Input), Cache Program Operation, Block Erase Operation, Copy-Back Program Operation (with Random Data Input), Set Feature Operation, Get Feature Operation, Read ID Operation, Read Status Operation, Reset Operation, Reset LUN Operation

Extend Operation

Page Copy (2) Operation, Device Identification Table Read Operation, Read Status Enhanced Operation, Read LUN #0 Status Operation

<u>Interleaving Operation</u>

Interleaving Page Program, Interleaving Page Read, Interleaving Block Erase, Interleaving Read to Page Program, Interleaving Copy-Back Program,

Table 2 Supported Operation Modes

Operation Mode	TC58TEG6DCJ	TH58TEG7DCJ	TH58TEG8DCJ
Basic Operation	Supported	Supported	Supported
Extend Operation	Supported	Supported	Supported
Interleaving Operation	Not supported	Not supported	Supported

NOTE:

Read LUN #1 Status Operation is supported only if the Target has more than 2 LUNs.

Mode control

Serial input/output Command control

Power supply

 $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$

 V_{CCQ} = 2.7 V to 3.6 V / 1.7 V to 1.95V

Access time

Cell array to register 100 µs max (TENTATIVE)

50 μs typ.

Data Transfer rate 100MHz

• Program/Erase time

Auto Page Program 1700 µs/page typ. Auto Block Erase 5 ms/block typ.

• Operating current

Read TBD mA max. (per 1 chip)

Program (avg.)

Erase (avg.)

Standby

TBD mA max. (per 1 chip)

TBD mA max. (per 1 chip)

TBD µA max. (per 1 chip)

• Package

(Weight: TBD g typ.)

Reliability

Refer to APPLICATION NOTES AND COMMENTS.

1.4. Diagram Legend

Diagrams in the Toggle DDR1.0 datasheet use the following legend:



This legend shows the command data. Refer to the Table 32 for more information about the command data.



This legend shows the Address data. The addresses are comprised of 2 cycles column address and 3 cycles row address.

C1: Column address 1

C2: Column address 2

R1: Row address 1

R2: Row address 2

R3: Row address 3



This legend shows Host writing data (data input) to the device.



This legend shows Host reading data (data output) from the device.



This legend shows Host reading the status register within a particular LUN.



2. PHYSICAL INTERFACE

2.1. Pin Descriptions

Table 3 Pin Descriptions

Table 3 Pin				
SDR	Toggle DDR1.0	Pin Function		
		DATA INPUTS/OUTPUTS		
DQ[7:0]	DQ[7:0]	The DQ pins are used to input command, address and data and to output data during read operations.		
		The DQ pins float to high-z when the chip is deselected or when the outputs are disabled.		
		COMMAND LATCH ENABLE		
OL F	CLE	The CLE input controls the activating path for commands sent to the command register. When active high,		
CLE	CLE	commands are latched into the command register through the DQ ports on the rising edge of the $\overline{\text{WE}}$		
		signal.		
		ADDRESS LATCH ENABLE		
ALE	ALE	The ALE input controls the activating path for address to the internal address registers.		
		Addresses are latched on the rising edge of $\overline{\text{WE}}$ with ALE high.		
		CHIP ENABLE		
$\overline{ ext{CE}}$	$\overline{ ext{CE}}$	The $\overline{\text{CE}}$ input is the device selection control. When the device is in the Busy state, $\overline{\text{CE}}$ high is ignored,		
		and the device does not return to standby mode in program or erase operation.		
		READ ENABLE		
		The RE input is the serial data-out control, and when active, drives the data onto the DQ bus. Data is		
RE	RE RE valid after t _{DQSRE} of rising edge & falling edge of RE, which also increments the internal column			
		counter by each one.		
		WRITE ENABLE		
WE	WE	The WE input controls writes to the DQ port. Commands, addresses are latched on the rising edge of the		
		WE pulse.		
		WRITE PROTECT		
WP	WP	The WP pin provides inadvertent program/erase protection during power transitions.		
		The internal high voltage generator is reset when the $\overline{\text{WP}}$ pin is active low.		
		READY/BUSY OUTPUT		
D/ D	D/ D	The R/ $\overline{\mathbf{B}}$ output indicates the status of the device operation. When low, it indicates that a program, erase		
R/B	R/B	or random read operation is in process and returns to high state upon completion. It is an open drain output		
		and does not float to high-z condition when the chip is deselected or when outputs are disabled.		
	DOC	DATA STROBE		
-	DQS	Output with read data, input with write data. Edge-aligned with read data, centered in write data.		
\	\	POWER		
Vcc	Vcc	VCC is the power supply for device.		
		DQ POWER		
VccQ	VccQ	The VccQ is the power supply for input and/or output signals.		
Vss	Vss	GROUND		
		DQ GROUND		
VssQ	VssQ	The VssQ is the power supply ground		
No connection				
NC	NC	NCs are not internally connected. They can be driven or left unconnected.		
		Not use		
NU	NU	Nus must be left unconnected.		
NOTE:	1			

NOTE:

- 1) Connect all Vcc and Vss pins of each device to common power supply outputs.
- 2) Do not leave all Vcc, VccQ, Vss and VssQ disconnected.

2.2. PIN ASSIGNMENT (TOP VIEW)

Tx58TEGxDCJ SDR/Toggle **SDR** SDR/Toggle SDR **DDR1.0 DDR1.0** only only VCC VSS COURT OF THE PROPERTY Vss NC Vcc Vss NC 1 2 3 4 5 6 7 8 9 10 Vss Vss Vss NC NC NC NC NC NC RY/BY 1 RY/BY 1 RY/BY 0 RY/BY 0 RE CE 0 CE 0 CE 1 CE 1 NC NC 46 VssQ NU or VssQ VccQ DQ7 NU or VccQ DQ7 45 44 43 42 41 40 39 38 37 36 35 34 32 29 28 27 26 25 DQ6 DQ5 DQ4 DQ6 DQ5 DQ4 VssQ NU or VssQ VccQ NU or VccQ NC V_{CC} V_{SS} NC NC CLE ALE WP NC 11 12 13 14 15 VccQ VccQ VCC V_{SS} NU VccQ V_{CC} Vcc V_{SS} DQS VccQ CLE ALE WP 16 17 VssQ NU or VssQ DQ3 DQ2 DQ1 DQ3 DQ2 DQ1 18 19 NC NC NC DQ0 NU or VccQ 20 21 22 23 24 DQ0 VccQ VssQ NU or VssQ Vss NC NC Vss

NOTE:

The Pin assignment supports 2CE/2RB.

2.3. BLOCK DIAGRAM




Figure 1. Block Diagram (TC58TEG6DCJ)




Figure 2. Block Diagram (TH58TEG7DCJ)




Figure 3. Block Diagram (TH58TEG8DCJ)

2.4. Independent Data Buses

There may be two independent 8-bit data buses in some packages, with two, four or eight \overline{CE} signals. If the device supports two independent data buses, then \overline{CE} 1, \overline{CE} 3, \overline{CE} 5, and \overline{CE} 7 (if connected) shall use the second data bus. \overline{CE} 0, \overline{CE} 2 \overline{CE} 4, and \overline{CE} 6 shall always use the first data bus pins. Note that all \overline{CE} 8 may use the first data bus and the first set of control signals (\overline{RE} 0, CLE0, ALE0, \overline{WE} 0, and \overline{WP} 0) if the device does not support independent data buses. Table 4 defines the control signal to \overline{CE} signal mapping when there are two independent x8 data buses.

Table 4 Dual Channel(x8) Data Bus Signal to $\overline{\text{CE}}$ mapping

Signal Name	CE
R/\overline{B} 0	$\overline{\text{CE}}$ 0, $\overline{\text{CE}}$ 4
R/ B 1	<u>CE</u> 1, <u>CE</u> 5
R/ B 2	$\overline{\text{CE}}$ 2, $\overline{\text{CE}}$ 6
R/ B 3	$\overline{\text{CE}}$ 3, $\overline{\text{CE}}$ 7
RE 0	$\overline{\text{CE}}$ 0, $\overline{\text{CE}}$ 2, $\overline{\text{CE}}$ 4, $\overline{\text{CE}}$ 6
RE 1	$\overline{\text{CE}}$ 1, $\overline{\text{CE}}$ 3, $\overline{\text{CE}}$ 5, $\overline{\text{CE}}$ 7
CLE0	$\overline{\text{CE}}$ 0, $\overline{\text{CE}}$ 2, $\overline{\text{CE}}$ 4, $\overline{\text{CE}}$ 6
CLE1	$\overline{\text{CE}}$ 1, $\overline{\text{CE}}$ 3, $\overline{\text{CE}}$ 5, $\overline{\text{CE}}$ 7
ALE0	$\overline{\text{CE}}$ 0, $\overline{\text{CE}}$ 2, $\overline{\text{CE}}$ 4, $\overline{\text{CE}}$ 6
ALE1	$\overline{\text{CE}}$ 1, $\overline{\text{CE}}$ 3, $\overline{\text{CE}}$ 5, $\overline{\text{CE}}$ 7
WE 0	$\overline{\text{CE}}$ 0, $\overline{\text{CE}}$ 2, $\overline{\text{CE}}$ 4, $\overline{\text{CE}}$ 6
WE 1	$\overline{\text{CE}}$ 1, $\overline{\text{CE}}$ 3, $\overline{\text{CE}}$ 5, $\overline{\text{CE}}$ 7
WP 0	$\overline{\text{CE}}$ 0, $\overline{\text{CE}}$ 2, $\overline{\text{CE}}$ 4, $\overline{\text{CE}}$ 6
WP 1	$\overline{\text{CE}}$ 1, $\overline{\text{CE}}$ 3, $\overline{\text{CE}}$ 5, $\overline{\text{CE}}$ 7
DQS0	$\overline{\text{CE}}$ 0, $\overline{\text{CE}}$ 2, $\overline{\text{CE}}$ 4, $\overline{\text{CE}}$ 6
DQS1	$\overline{\text{CE}}$ 1, $\overline{\text{CE}}$ 3, $\overline{\text{CE}}$ 5, $\overline{\text{CE}}$ 7

Implementations may tie the data lines and control signals (\overline{RE} , CLE, ALE, \overline{WE} , \overline{WP} , and DQS) together for the two independent 8-bit data buses externally to the device.

2.5. Absolute Maximum DC Rating

Stresses greater than those listing in Table 5 may cause permanent damage to the device. This is a stress rating only. Operation beyond the operating conditions specified in Table 6 is not recommended. Extended exposure beyond these conditions may affect device reliability.

Table 5 Absolute Maximum Rating

Parameter	Symbol		Rating	Unit	
	VCC		-0.6 to +4.6		
Voltage on any pin relative to VSS	VIN	VccQ(3.3V)	-0.6 to +4.6		
		VccQ(1.8V)	-0.2 to +2.4	V	
	VI/O	VccQ(3.3V)	-0.6 to +4.6		
		VccQ(1.8V)	-0.2 to +2.4		

2.6. Operating Temperature Condition

Table 6 Operating Temperature Condition

Symbol	Parameter	Part Number	Rating	Unit
	Operating Temperature Range for Commercial	TC58TEG6DCJTA00	0~70	
	Operating Temperature Range for Industrial	TC58TEG6DCJTAI0	-40∼+85	
TOPER	Operating Temperature Range for Commercial	TH58TEG7DCJTA20	0~70	$^{\circ}$ C
	Operating Temperature Range for Industrial	TH58TEG7DCJTAK0	-40∼+85	
	Operating Temperature Range for Commercial	TH58TEG8DCJTA20	0~70	
	Operating Temperature Range for Industrial	TH58TEG8DCJTAK0	-40∼+85	
TSOLDER	Soldering Temperature (10 s)	260		
Tstg	Storage Temperature		-55∼+150	

NOTE:

- 1) Operating Temperature (Toper) is the case surface temperature on the center/top side of the NAND.
- 2) Operating Temperature Range specifies the temperatures where all NAND specifications will be supported. During operation, the NAND case temperature must be maintained between the range specified in the table under all operating conditions.

2.7. Recommended Operating Conditions

Table 7 Recommended Operating Condition

Parameter	Symbol	Min	Тур.	Max	Unit
Supply Voltage	VCC	2.7	3.3	3.6	V
Ground Voltage	VSS	0	0	0	V
Supply Voltage for 1.8V I/O signaling	VccQ	1.7	1.8	1.95	V
Supply Voltage for 3.3V I/O signaling	VccQ	2.7	3.3	3.6	V
Ground Voltage for I/O signaling	VssQ	0	0	0	V

VccQ and Vcc may be distinct and unique voltages. The device shall support one of the following VccQ/Vcc combinations,

Vcc = 3.3V, VccQ = 3.3VVcc = 3.3V, VccQ = 1.8V

All parameters, timing modes and other characteristics are related to the supported voltage combination.

2.8. Valid Blocks


Table 8 Valid Blocks

Number of Valid Blocks per a device	TC58TEG6DCJ	TH58TEG7DCJ	TH58TEG8DCJ
Min	2018	4036	8072
Max	2092	4184	8368

NOTE:

- 1) The device occasionally contains unusable blocks.
- 2) The first block (Block 0) is guaranteed to be a valid block at the time of shipment.
- 3) The specification for the minimum number of valid blocks is applicable over the device lifetime.
- 4) The number of valid blocks includes extended blocks.

7. Package Dimensions



RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
 FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
 WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
 LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
 LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
 SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
 FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Product is subject to foreign exchange and foreign trade control laws.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
 Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.