

"Caravel" harness chip power domain splits




"Caravel" harness chip

GPIO pads





Single GPIO pad structure

Used for pad 0 (JTAG) and pad 1 (SDO)



Single GPIO pad structure Used for all pads except 0 and 1





 $3.2\ x\ 5.3\ mm,\ 62\ pins\ (20,\ 20,\ 11,\ and\ 11)$

