



# "Caravel" harness chip

GPIO pads





Single GPIO pad structure

Used for pad 0 (JTAG) and pad 1 (SDO)





# Single GPIO pad structure Used for all pads except 0 and 1





3.2 x 5.3 mm, 62 pins (20, 20, 11, and 11)





44 signal pins  
14 unique power pins  
4 redundant power pins

58 pins

60 pad positions (6 x 10 array)

prefer to remove the 4 center pads for PCB routability

So, 56 pads.

Unique power domains:

vddio	vssio	Combine these into one pin
vdda	vssa	
vccd	vssd	
vdda1	vssa1	
vccd1	vssd1	
vdda2	vssa2	
vccd2	vssd2	

Total: 56 pins

Pinout			
A1	mprij_io[23]	D1	mprij_io[18]
A2	vccd2	D2	mprij_io[17]
A3	mprij_io[25]	D3	mprij_io[13]
A4	mprij_io[27]	D4	vdda1
A5	mprij_io[29]		
A6	mprij_io[31]		
A7	mprij_io[33]	D7	vssa1
A8	mprij_io[35]	D8	vddio
A9	vssd2	D9	flash io1
A10	vcc	D10	flash io0
B1	mprij_io[21]	E1	mprij_io[16]
B2	mprij_io[22]	E2	mprij_io[14]
B3	vssa2	E3	mprij_io[11]/flash2 io1
B4	mprij_io[26]	E4	mprij_io[9]/flash2 sck
B5	mprij_io[28]	E5	mprij_io[7]/irq
B6	mprij_io[30]	E6	mprij_io[6]/ser_tx
B7	vdda2	E7	mprij_io[3]/CSB
B8	mprij_io[34]	E8	mprij_io[1]/SDO
B9	mprij_io[36]	E9	vssd1
B10	resetb	E10	gpio
C1	mprij_io[19]	F1	mprij_io[15]
C2	mprij_io[20]	F2	vcc1
C3	mprij_io[24]	F3	mprij_io[12]
C4	vssio/vssa/vssd	F4	mprij_io[10]/flash2 io0
		F5	mprij_io[8]/flash2 csb
		F6	mprij_io[5]/ser_rx
C7	mprij_io[32]	F7	mprij_io[4]/SCK
C8	flash clk	F8	mprij_io[2]/SDI
C9	clock	F9	mprij_io[0]/JTAG
C10	flash csb	F10	vdda

PCB route pattern

