

# ELEC 374 CPU Project: Phase 2

Madeleine Asselin, 20154065

Julia Newcombe, 20146379

Aidan Hawthorne, 20171367

*March 25, 2024*

## Academic Integrity Acknowledgement

We do hereby verify that this written lab report is our own work and contains our own original ideas, concepts, and designs. No portion of this report has been copied in whole or in part from another source, with the possible exception of properly referenced material.

## New Code

### Memory Subsystem

Mar

```
1 module mar (input clear, clock, enable, input [31:0] BusMuxOut, output wire [8:0] addr);
2   reg [31:0] q;
3   always @ (posedge clock)
4       begin
5           if (clear) begin
6               q <= 0;
7           end
8           else if (enable) begin
9               q <= BusMuxOut;
10          end
11      end
12      assign addr = q[8:0];
13 endmodule
14
15
```

## RAM

```

1 module ram (input clock, read, write, input [8:0] addr, input [31:0] BusMuxOut, output wire [31:0] MDataIn);
2
3 reg [31:0] mem [511:0];
4 reg [31:0] q;
5
6 initial begin
7     /*//3.1 load instructions
8     mem[0] = 32'b000000_0010_0000_000000000000_1001_1001; //load r2, r0(0x95) (puts 4 in r2)
9     mem[1] = 32'b000000_0000_0010_000000000000_0011_1000; //load r0, 38(r2) */
10
11     /*//3.2 store instructions
12     mem[0] = 32'b01100_0001_0001_0000000000000000001; //addi r1, r1, 1 (to have something in r4)
13     mem[1] = 32'b00010_0001_0000_000000000000_10000111; //st 0x87, R1; (see 87 in r1)
14     mem[2] = 32'b00010_0001_0001_000000000000_10000111; //st 0x87(R1), R1;
15
16     /* //3.1 loadi instructions
17     mem[0] = 32'b00001_0010_0000_000000000000_10010101; //loadi r2, r0(95) (puts 95 in r2)
18     mem[1] = 32'b00001_0000_0010_000000000000_00111000; //loadi r0, 38(r2) (puts 38+95) in r0*/
19
20     /*//3.3 ALU instructions
21     mem[0] = 32'b01100_0100_0011_0000000000000000001; //addi r4, r3, 1 (to have something in r4)
22     mem[1] = 32'b01100_0011_0100_11111111_111111011; //addi r3, r4, -5
23     mem[2] = 32'b01101_0011_0100_000000000000_01010011; //andi r3, r4, 0x53
24     mem[3] = 32'b01110_0011_0100_000000000000_01010011; //ori r3, r4, 0x53*/
25
26     /*//3.7 in out instructions
27     mem[0] = 32'b01100_0011_0011_0000000000000000001; //addi r3, r3, 1 (to have something in r4)
28     mem[1] = 32'b10111_0011_0000000000_0000000000_000; //out r3
29     mem[2] = 32'b10110_0100_0000000000_0000000000_000; //in r4*/
30
31     /*//3.5 jump instructions
32     mem[0] = 32'b01100_0110_0110_0000000000000000101; //addi r6, r6, 5 (to have something in r4)
33     mem[1] = 32'b10100_0110_000_0000000000_0000000000; //jr r6
34     mem[5] = 32'b01100_0110_0000_0000000000000000000; //addi r6, r0, 0
35     mem[6] = 32'b10101_0110_000_0000000000_0000000000; //jal r6*/
36
37     /*//3.6 mfhi mflo instructions
38     mem[0] = 32'b01100_0011_0110_0000000000000000101; //addi r6, r6, 5 (to have something in r6)
39     mem[1] = 32'b11000_0110_000_0000000000_0000000000; //mfhi r6
40     mem[2] = 32'b01100_0011_0000_0000000000000110101; //addi r6, r0, 53 (to have something different in r6)
41     mem[3] = 32'b11001_0111_000_0000000000_0000000000; //mflo r7*/
42
43     /*//3.4 branch
44     mem[0] = 32'b10011_0101_0000_0000000000000000_1110; //brzr r5 14
45     mem[15] = 32'b10011_0101_0001_0000000000000000_1110; //brnz r5 14
46     mem[16] = 32'b01100_0101_0101_11111111_111111011; //addi r5, r5, -5
47     mem[17] = 32'b10011_0101_0010_0000000000000000_1110; //brpl r5 14
48     mem[18] = 32'b10011_0101_0011_0000000000000000_1110; //brmi r5 14*/
49
50
51     mem[42] = 32'hffff;
52     mem[43] = 32'd100;
53     mem[87] = 32'd43;
54     mem[94] = 32'h0a0a;
55     mem[95] = 32'h0004;
56     mem[100] = 32'hffff;
57     mem[101] = 32'h0003;
58     mem[102] = 32'h000a;
59     mem[153] = 32'h4;
60     mem[60] = 32'habba;
61
62 end
63
64 always @ (posedge clock)begin
65     if (write) begin
66         mem[addr] <= BusMuxOut;
67     end
68     else if (read) begin
69         q <= mem[addr];
70     end
71 end
72
73 assign MDataIn = q;
74
75 endmodule
76

```

## Select and Encode Logic

```
1 module sel_encode(input [31:0] instr, input Gra, Grb, Grc, Rin, Rout, BAout,
2                   output [4:0] opcode, output [31:0] C_sign_ext, output R0in,
3                   R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in,
4                   R11in, R12in, R13in, R14in, R15in, R0out, R1out, R2out, R3out,
5                   R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out,
6                   R12out, R13out, R14out, R15out, output [3:0] to_decode);
7
8   wire [15:0] InReg, outReg;
9
10  //wire
11  assign to_decode = (instr[26:23] & {4{Gra}} | instr[22:19] & {4{Grb}} | instr[18:15] & {4{Grc}});
12  reg [15:0] decode_out;
13  // 4:16 decoder logic
14  always @ (to_decode) begin
15      case (to_decode)
16          4'b0000 : decode_out <= 16'b0000_0000_0000_0001;
17          4'b0001 : decode_out <= 16'b0000_0000_0000_0010;
18          4'b0010 : decode_out <= 16'b0000_0000_0000_0100;
19          4'b0011 : decode_out <= 16'b0000_0000_0000_1000;
20          4'b0100 : decode_out <= 16'b0000_0000_0001_0000;
21          4'b0101 : decode_out <= 16'b0000_0000_0010_0000;
22          4'b0110 : decode_out <= 16'b0000_0000_0100_0000;
23          4'b0111 : decode_out <= 16'b0000_0000_1000_0000;
24          4'b1000 : decode_out <= 16'b0000_0001_0000_0000;
25          4'b1001 : decode_out <= 16'b0000_0010_0000_0000;
26          4'b1010 : decode_out <= 16'b0000_0100_0000_0000;
27          4'b1011 : decode_out <= 16'b0000_1000_0000_0000;
28          4'b1100 : decode_out <= 16'b0001_0000_0000_0000;
29          4'b1101 : decode_out <= 16'b0010_0000_0000_0000;
30          4'b1110 : decode_out <= 16'b0100_0000_0000_0000;
31          4'b1111 : decode_out <= 16'b1000_0000_0000_0000;
32      endcase
33  end
34  assign opcode = instr[31:27];
35  assign InReg = {16{Rin}} & decode_out;
36  assign outReg = ({16{Rout}} | {16{BAout}}) & decode_out;
37  assign C_sign_ext = ({13{instr[18]}}, instr[18:0]);
38
39  assign {R15in, R14in, R13in, R12in, R11in, R10in, R9in, R8in, R7in, R6in, R5in, R4in, R3in, R2in, R1in, R0in} = InReg;
40  assign {R15out, R14out, R13out, R12out, R11out, R10out, R9out, R8out, R7out, R6out, R5out, R4out, R3out, R2out, R1out, R0out} = outReg;
41
42 endmodule
43
```

## Revision to R0

```
1 module r0 (input clear, clock, enable, BAout, input [31:0] BusMuxOut, output wire [31:0] BusMuxIn);
2   reg [31:0] q;
3   wire [31:0] temp_BusMuxIn;
4
5   reg_32 this_reg(clear, clock, enable, BusMuxOut, temp_BusMuxIn);
6
7   always @(posedge clock) begin
8       if(BAout == 1'b1) begin
9           q <= 32'b0;
10       end else begin
11           q <= temp_BusMuxIn;
12       end
13   end
14
15   assign BusMuxIn = q;
16
17 endmodule
18
19
```

## CON FF Logic

```
1 module con_ff (output result, input [31:0] ir, input [31:0] BusMuxOut, input CONin);
2
3 reg [3:0] decoder;
4 wire temp;
5 wire equal = (BusMuxOut == 32'b0) ? 1'b1 : 1'b0;
6 wire not_equal = (BusMuxOut != 32'b0) ? 1'b1 : 1'b0;
7 wire positive = (BusMuxOut[31] == 1'b0) ? 1'b1 : 1'b0;
8 wire negative = (BusMuxOut[31] == 1'b1) ? 1'b1 : 1'b0;
9 wire eq, no, pos, neg;
10
11 always @ (ir) begin
12     case (ir[20:19])
13         2'b00: decoder = 4'b0001;
14         2'b01: decoder = 4'b0010;
15         2'b10: decoder = 4'b0100;
16         2'b11: decoder = 4'b1000;
17     endcase
18 end
19
20 assign eq = (decoder[0] && equal);
21 assign no = (decoder[1] && not_equal);
22 assign pos = (decoder[2] && positive);
23 assign neg = (decoder[3] && negative);
24 assign temp = (eq || no || pos || neg);
25
26 d_flip_flop CONFF(CONin, temp, result);
27
28 endmodule
29
```

## Input and Output Ports

### Output Port

Note that an output port is implemented using a regular register.

```
1 module reg_32 (input clear, clock, enable, input [31:0]BusMuxOut, output wire [31:0]BusMuxIn);
2 reg [31:0]q;
3 always @ (posedge clock)
4     begin
5         if (clear) begin
6             q <= 0;
7         end
8         else if (enable) begin
9             q <= BusMuxOut;
10        end
11    end
12    assign BusMuxIn = q;
13 endmodule
14
15
```

### Input Port

Note that we implemented a strobe signal for the Input.

```

1 module in_port (input clear, clock, strobe, input [31:0] unit_input, output wire [31:0]BusMuxIn);
2 reg [31:0] temp, q;
3 reg flag;
4
5
6
7 always @ (posedge strobe) begin
8     temp = unit_input;
9 end
10
11 always @(posedge clock) begin
12     if (clear) begin
13         q <= 0;
14     end
15     else begin
16         q <= temp;
17     end
18     flag <= 0;
19 end
20
21 assign BusMuxIn = q;
22
23 endmodule
24

```

## Updated Datapath

```

1 module data_path(
2     input clock, clear, Read, Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, COMin,
3     input [31:0] input_data, irIn,
4     input [4:0] op_in,
5     //control signals
6     input HIout, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Yout, RAMout, Cout,
7     //register enables
8     input HIin, LOin, Zhighin, Zlowin, PCin, MDRin, OutPortin, Yin, MARin, IncPC,
9     output [31:0] BusMuxOut, BusMuxInMDRout, ZHighWire, ZLowWire,
10    BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7, BusMuxInR8, BusMuxInR9, BusMuxInR10,
11    BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15,
12    BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,
13    output branchCompare,
14    R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out,
15    R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in,
16    output [3:0] to_decode
17 );
18 //wire [31:0] ZHighWire, ZLowWire,
19 wire [31:0] C_sign_ext, MDataIn;
20 reg [31:0] yALUin;
21 wire [8:0] MARAddr;
22 wire [4:0] op, op_code;
23 wire [1:0] flag;
24 wire [31:0] pc_adder_sum;
25 wire [31:0] ZLowWire_temp;
26 wire R15in_temp;
27 reg PCin_br;
28 wire PCin_total;
29
30 initial begin
31     PCin_br = 0;
32 end
33
34 always @(branchCompare, Zlowout) begin
35     if(branchCompare) PCin_br <= 1;
36     else if (Zlowout == 0) PCin_br <= 0;
37 end
38
39 assign PCin_total = PCin || (PCin_br&&Zlowout);
40
41 //wire [31:0] Zregin;
42
43 //wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out;
44 //wire R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in;
45
46

```

```

46
47 // init 24 regs here
48 r0 R0(clear, clock, R0in, BAOout, BusMuxOut, BusMuxInR0);
49 reg_32 R1(clear, clock, R1in, BusMuxOut, BusMuxInR1);
50 reg_32 R2(clear, clock, R2in, BusMuxOut, BusMuxInR2);
51 reg_32 R3(clear, clock, R3in, BusMuxOut, BusMuxInR3);
52 reg_32 R4(clear, clock, R4in, BusMuxOut, BusMuxInR4);
53 reg_32 R5(clear, clock, R5in, BusMuxOut, BusMuxInR5);
54 reg_32 R6(clear, clock, R6in, BusMuxOut, BusMuxInR6);
55 reg_32 R7(clear, clock, R7in, BusMuxOut, BusMuxInR7);
56 reg_32 R8(clear, clock, R8in, BusMuxOut, BusMuxInR8);
57 reg_32 R9(clear, clock, R9in, BusMuxOut, BusMuxInR9);
58 reg_32 R10(clear, clock, R10in, BusMuxOut, BusMuxInR10);
59 reg_32 R11(clear, clock, R11in, BusMuxOut, BusMuxInR11);
60 reg_32 R12(clear, clock, R12in, BusMuxOut, BusMuxInR12);
61 reg_32 R13(clear, clock, R13in, BusMuxOut, BusMuxInR13);
62 reg_32 R14(clear, clock, R14in, BusMuxOut, BusMuxInR14);
63 reg_32 R15(clear, clock, R15in, BusMuxOut, BusMuxInR15);
64 reg_32 HI(clear, clock, HIin, BusMuxOut, BusMuxInHI);
65 reg_32 LO(clear, clock, LOin, BusMuxOut, BusMuxInLO);
66 reg_32 Zhigh(clear, clock, Zhighin, ZHighWire, BusMuxInZhigh);
67 reg_32 Zlow(clear, clock, Zlowin, ZLowWire, BusMuxInZlow);
68 reg_32 PC(clear, clock, PCin_total, BusMuxOut, BusMuxInPCout);
69 // reg_32 MAR(clear, clock, MARin, BusMuxOut, BusMuxInPCout);
70 MDR_reg MDR(clear, clock, MDRin, Read, BusMuxOut, MDataIn, BusMuxInMDRout);
71 in_port InPort(clear, clock, strobe, input_data, BusMuxInInPortout);
72 reg_32 Y(clear, clock, Yin, BusMuxOut, BusMuxInYout);
73 reg_32 OutPort(clear, clock, OutPortin, BusMuxOut, output_data);
74 mar MAR(clear, clock, MARin, BusMuxOut, MARAddr);
75
76 // init ALU
77 ripple_carry_adder pc_adder(BusMuxInPCout, 1, pc_adder_sum, flag[0], flag[1]);
78
79 assign op_code = ((op_in[0] | op[1] | op[2] | op[3] | op[4]) == 1) ? op : 5'b00011;
80
81 ALU alu(BusMuxInYout, BusMuxOut, op_code, ZLowWire_temp, ZHighWire);
82
83 assign ZLowWire = (IncPC == 1) ? pc_adder_sum : ZLowWire_temp;
84
85 //init RAM
86 ram RAM(clock, Read, Write, MARAddr, BusMuxOut, MDataIn);
87
88 //note that right now we have the same read signals for the MDR and the RAM
89
90 // init rest of blocks here
91
92 Bus bus(BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,
93 BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15,
94 BusMuxInHI, BusMuxInLO, BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInMDRout, BusMuxInInPortout,
95 C_sign_ext,
96 R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out,
97 R12out, R13out, R14out, R15out, HIout, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Cout,
98 BusMuxOut);
99
100 //init con_ff here
101 reg_32 ir(clear, clock, irIn, BusMuxOut, irOut);
102 con_ff CON_FF(branchCompare, irOut, BusMuxOut, CONin);
103
104 //init select and encode logic
105 sel_encode SEL_ENCODE(irOut, Gra, Grb, Grc, Rin, Rout, BAOout, op,
106 C_sign_ext,
107 R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in,
108 R11in, R12in, R13in, R14in, R15in_temp,
109 R0out, R1out, R2out, R3out,
110 R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out,
111 R12out, R13out, R14out, R15out, to_decode);
112
113 //R15 is link pointer
114 assign R15in = ((irOut[31:27] == 5'b10101) && PCout == 1 && Zlowin == 0) ? 1'b1 : R15in_temp;
115
116 endmodule

```



# Testing

## 1 Load Instructions

### Load Testbench

```
`timescale 1ns/10ps
```

```
module Id_and_st_tb;
```

```
    reg PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout, RAMout, CONin;
    wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
R14out, R15out;
    reg MARin, Zin, PCin, MDRin, IRin, OutPortin, Yin, IncPC, Read, Write, AND, Hlin, Loin, ZHighin, Zlowin;
    wire R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in;
    reg Clock, clear, strobe, BAOout, Gra, Grb, Grc, Rin, Rout, Cout;
    wire branchCompare;
    wire [3:0] to_decode;
    reg [31:0] Mdatain, input_data;
    parameter Default = 4'b0000, s1 = 4'b0001, s2 = 4'b0010, s3 = 4'b0011,
s4 = 4'b0100, s5 = 4'b0101, s6 = 4'b0110, s7 = 4'b0111, s8 = 4'b1000, s9 =
4'b1001, s10 = 4'b1010, s11 = 4'b1011, sclear = 4'b1100, delay = 4'b1101;
    reg [3:0] Present_state = Default;
    reg [4:0] op;
    wire [31:0] BusOut, mdrData, BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4,
BusMuxInR5, BusMuxInR6, BusMuxInR7,
BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12,
BusMuxInR13, BusMuxInR14, BusMuxInR15,
BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout,
BusMuxInYout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,
ZHighWire, ZLowWire;

    //wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out,
R13out, R14out, R15out, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in,
R15in;

    data_path DUT(Clock, clear, Read, Write, strobe, BAOout, Gra, Grb, Grc, Rin, Rout, CONin,
input_data, IRin,
op,
HIOut, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Yout, RAMout, Cout,
Hlin, LOin, ZHighin, Zlowin, PCin, MDRin, OutPortin, Yin, MARin, IncPC,
BusOut, mdrData, ZHighWire, ZLowWire,
BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,
BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15,
BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI,
BusMuxInLO, BusMuxInRamout, output_data, irOut,
branchCompare,
R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
R14out, R15out,
R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in,
to_decode);
```

```
initial begin
```

```
    Clock = 1;
```

```
end
```

```
always #5 Clock = ~Clock;
```

```
always @(negedge Clock) begin// finite state machine; if clock falling-edge so as to be offset from reg clocking
    case (Present_state)
```

```
        Default : #40 Present_state = sclear;
        sclear : #40 Present_state = s1;
        s1 : #40 Present_state = s2;
        s2 : #40 Present_state = s3;
        s3 : #40 Present_state = s4;
        s4 : #40 Present_state = s5;
        s5 : #40 Present_state = s6;
        s6 : #40 Present_state = s7;
        s7 : #40 Present_state = s8;
        s8 : #40 Present_state = s1;
        s9 : #40 Present_state = s10;
        s10 : #40 Present_state = s11;
```

```
    endcase
```

```
end
```

```
always @(Present_state) begin // do the required job in each state
```

```
    case (Present_state) // assert the required signals in each clock cycle
```

```
        Default: begin
```

```
            /*PCout <= 0; Zlowout <= 0; MDRout <= 0; // initialize the signals
```

```
            R2out <= 0; R3out <= 0; MARin <= 0; Zin <= 0;
```

```
            PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
```

```
            IncPC <= 0; Read <= 0; AND <= 0;
```

```
            R1in <= 0; R2in <= 0; R3in <= 0; Mdatain <= 32'h00000000;*/
```

```
            {Write, strobe, BAOout, Gra, Grb, Grc, Rin, Rout} <= 8'b0;
```

```
            {PCout, Zhighout, Zlowout, MDRout, HIOout, LOout, InPortout, Yout} <= 8'b0;
```

```
            {MARin, Zin, PCin, MDRin, IRin, Yin, IncPC, Read, AND, Hlin, InPortout, Loin, ZHighin,
```

```
Zlowin} <= 13'b0;
```

```
            clear<=0;
```

```
            Mdatain <= 32'h00000000;
```

```
            BAOout <= 0;
```

```
        end
```

```
        sclear : begin
```

```
            clear <= 1;
```

```
            #10 clear <= 0;
```

```
        end
```

```
        s1 : begin //t0
```

```
            PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
```

```
            #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
```

```
        end
```

```
        delay: begin
```

```
            Read <= 1; MDRin <= 1;
```

```
            #10 strobe <= 0;
```

```
        end
```

```

s2 : begin //t1
    Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
    #10 Read <= 1; MDRin <= 1;
    #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end

s3 : begin //t2
    MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
    #10 IRin <= 1;
    #20 MDRout <= 0; IRin <= 0;
end

s4 : begin //t3
    Grb <= 1; BAOout <= 1;
    #10 Yin <= 1; //see the value of the reg to be added
    #10 Grb <= 0; BAOout <= 0; Yin <= 0;
end

s5 : begin //t4 see C on the bus
    Cout <= 1; ZHighin <= 1; Zlowin <= 1;
    #10 op <= 5'b00011;
    #20 Cout <= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
end

s6 : begin //t5
    Zlowout <= 1; MARin <= 1; // see the addition result on the bus
    #10 Zlowout <= 0; MARin <= 0;
end

s7 : begin //t6
    MDRin <= 1; Read <= 1;
    #10 MDRin <= 0; Read <= 0;
end

s8 : begin //t7
    Gra <= 1; Rin <= 1; MDRout <= 1; //see the contents of memory on the bus
    #10 Gra <= 0; Rin <= 0; MDRout <= 0;
end

s9 : begin
    Read <= 1; RAMout = 1; //read contents just written to RAM onto the bus
    #10 Read <= 0; RAMout = 0;
end

s10 : begin
    Mdatain <= 32'd50; //this is our compare value for the branch
    Read <= 1; MDRin <= 1;
    #10 Read <= 0; MDRin <= 0;
end

s11 : begin
    IRin <= {11'b0, 2'b10, 19'b0}; //branch if positive
    MDRout <= 1; //put compare value on the bus

```

```

        #10 MDRout <= 0;//should see a positive branch compare value
    end

endcase
end

endmodule

Load Immediate Testbench
`timescale 1ns/10ps

module ldi_tb;

    reg PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout, RAMout, CONin;
    wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
R14out, R15out;
    reg MARin, Zin, PCin, MDRin, IRin, OutPortin, Yin, IncPC, Read, Write, AND, Hlin, Loin, ZHighin, Zlowin;
    wire R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in;
    reg Clock, clear, strobe, BAOout, Gra, Grb, Grc, Rin, Rout, Cout;
    wire branchCompare;
    wire [3:0] to_decode;
    reg [31:0] Mdatain, input_data;
    parameter Default = 4'b0000, s1 = 4'b0001, s2 = 4'b0010, s3 = 4'b0011,
        s4 = 4'b0100, s5 = 4'b0101, s6 = 4'b0110, s7 = 4'b0111, s8 = 4'b1000, s9 =
4'b1001, s10 = 4'b1010, s11 = 4'b1011, sclear = 4'b1100, delay = 4'b1101;
    reg [3:0] Present_state = Default;
    reg [4:0] op;
    wire [31:0] BusOut, mdrData, BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4,
BusMuxInR5, BusMuxInR6, BusMuxInR7,
        BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12,
BusMuxInR13, BusMuxInR14, BusMuxInR15,
        BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout,
BusMuxInYout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,
        ZHighWire, ZLowWire;
    //wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out,
R13out, R14out, R15out, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in,
R15in;

    data_path DUT(Clock, clear, Read, Write, strobe, BAOout, Gra, Grb, Grc, Rin, Rout, CONin,
input_data, IRin,
op,
HIOut, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Yout, RAMout, Cout,
Hlin, LOin, ZHighin, Zlowin, PCin, MDRin, OutPortin, Yin, MARin, IncPC,
BusOut, mdrData, ZHighWire, ZLowWire,
BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,
BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15,
BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI,
BusMuxInLO, BusMuxInRamout, output_data, irOut,
branchCompare,
R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
R14out, R15out,
R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in,
to_decode);

```

```

initial begin
    Clock = 1;
end

always #5 Clock = ~Clock;

always @(negedge Clock) begin// finite state machine; if clock falling-edge so as to be offset from reg clocking
    case (Present_state)
        Default : #40 Present_state = sclear;
        sclear : #40 Present_state = s1;
        s1 : #40 Present_state = s2;
        s2 : #40 Present_state = s3;
        s3 : #40 Present_state = s4;
        s4 : #40 Present_state = s5;
        s5 : #40 Present_state = s6;
        s6 : #40 Present_state = s1;
        s7 : #40 Present_state = s8;
        s8 : #40 Present_state = s1;
        s9 : #40 Present_state = s10;
        s10 : #40 Present_state = s11;
    endcase
end

always @(Present_state) begin // do the required job in each state
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            /*PCout <= 0; Zlowout <= 0; MDRout <= 0; // initialize the signals
            R2out <= 0; R3out <= 0; MARin <= 0; Zin <= 0;
            PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
            IncPC <= 0; Read <= 0; AND <= 0;
            R1in <= 0; R2in <= 0; R3in <= 0; Mdatain <= 32'h00000000;*/
            {Write, strobe, BAOout, Gra, Grb, Grc, Rin, Rout} <= 8'b0;
            {PCout, Zhighout, Zlowout, MDRout, HIOout, LOout, InPortout, Yout} <= 8'b0;
            {MARin, Zin, PCin, MDRin, IRin, Yin, IncPC, Read, AND, Hlin, InPortout, Loin, ZHighin,
            Zlowin} <= 13'b0;

            clear<=0;
            Mdatain <= 32'h00000000;
            BAOout <= 0;
        end

        sclear : begin
            clear <= 1;
            #10 clear <= 0;
        end

        s1 : begin //t0
            PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
            #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
        end

        delay: begin

```

```

    Read <= 1; MDRin <= 1;
    #10 strobe <= 0;
end

s2 : begin //t1
    Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
    #10 Read <= 1; MDRin <= 1;
    #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end

s3 : begin //t2
    MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
    #10 IRin <= 1;
    #20 MDRout <= 0; IRin <= 0;
end

s4 : begin //t3
    Grb <= 1; BAOout <= 1;
    #10 Yin <= 1; //see the value of the reg to be added
    #10 Grb <= 0; BAOout <= 0; Yin <= 0;
end

s5 : begin //t4 see C on the bus
    Cout <= 1; ZHighin <= 1; Zlowin <= 1;
    #10 op <= 5'b00011;
    #20 Cout <= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
end

s6 : begin //t5
    Zlowout <= 1; Gra <= 1; Rin <= 1; // see the addition result on the bus
    #10 Zlowout <= 0; Gra <= 0; Rin <= 0;
end

s7 : begin //t6
    MDRin <= 1; Read <= 1;
    #10 MDRin <= 0; Read <= 0;
end

s8 : begin //t7
    Gra <= 1; Rin <= 1; MDRout <= 1; //see the contents of memory on the bus
    #10 Gra <= 0; Rin <= 0; MDRout <= 0;
end

s9 : begin
    Read <= 1; RAMout = 1; //read contents just written to RAM onto the bus
    #10 Read <= 0; RAMout = 0;
end

s10 : begin
    Mdatain <= 32'd50; //this is our compare value for the branch
    Read <= 1; MDRin <= 1;
    #10 Read <= 0; MDRin <= 0;
end

```

```

s11 : begin
    IRin <= {11'b0, 2'b10, 19'b0}; //branch if positive
    MDRout <= 1; //put compare value on the bus
    #10 MDRout <= 0; //should see a positive branch compare value
end

```

```

endcase
end

```

```


endmodule

```


```

ld R2, 0x95


```



## ld R0, 0x38(R2)




## ldi R2, 0x95





ldi R0, 0x38(R2)



## 2 Store Instructions

### Testbench

```
`timescale 1ns/10ps
```

```
module store_tb;
```

```
    reg PCout, Zhigout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout, RAMout, CONin;
    wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
    R14out, R15out;
    reg MARin, Zin, PCin, MDRin, IRin, OutPortin, Yin, IncPC, Read, Write, AND, Hlin, Loin, ZHighin, Zlowin;
    wire R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in;
    reg Clock, clear, strobe, BAOout, Gra, Grb, Grc, Rin, Rout, Cout;
    wire branchCompare;
    wire [3:0] to_decode;
    reg [31:0] Mdatain, input_data;
    parameter Default = 4'b0000, s1 = 4'b0001, s2 = 4'b0010, s3 = 4'b0011,
    s4 = 4'b0100, s5 = 4'b0101, s6 = 4'b0110, s7 = 4'b0111, s8 = 4'b1000, s9 =
    4'b1001, s10 = 4'b1010, s11 = 4'b1011, sclear = 4'b1100, delay = 4'b1101, s12 = 4'b1110, s13 = 4'b1111;
    reg [3:0] Present_state = Default;
    reg [4:0] op;
    wire [31:0] BusOut, mdrData, BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4,
    BusMuxInR5, BusMuxInR6, BusMuxInR7,
    BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12,
    BusMuxInR13, BusMuxInR14, BusMuxInR15,
    BusMuxInZhig, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout,
    BusMuxInYout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,
    ZHighWire, ZLowWire;
```

```

//wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out,R8out, R9out, R10out, R11out, R12out,
R13out, R14out, R15out, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in, R11in, R12in, R13in, R14in,
R15in;

```

```

data_path DUT(Clock, clear, Read, Write, strobe, BAOout, Gra, Grb, Grc, Rin, Rout, CONin,
input_data,Irin,
op,
HIOut, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Yout, RAMout, Cout,
Hlin, LOin, ZHighin, Zlowin, PCin, MDRin, OutPortin, Yin, MARin, IncPC,
BusOut, mdrData, ZHighWire, ZLowWire,
BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,
BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15,
BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI,
BusMuxInLO, BusMuxInRamout, output_data, irOut,
branchCompare,
R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out,R8out, R9out, R10out, R11out, R12out, R13out,
R14out, R15out,
R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in,
to_decode);

```

```

initial begin
    Clock = 1;
end

```

```

always #5 Clock = ~Clock;

```

```

always @(negedge Clock) begin// finite state machine; if clock falling-edge so as to be offset from reg clocking
    case (Present_state)

```

```

        Default : #40 Present_state = sclear;
        sclear : #40 Present_state = s1;
        s1 : #40 Present_state = s2;
        s2 : #40 Present_state = s3;
        s3 : #40 Present_state = s4;
        s4 : #40 Present_state = s5;
        s5 : #40 Present_state = s6;
        s6 : #40 Present_state = s7;
        s7 : #40 Present_state = s8;
        s8 : #40 Present_state = s9;
        s9 : #40 Present_state = s10;
        s10 : #40 Present_state = s11;
        s11 : #40 Present_state = s12;
        s12 : #40 Present_state = s13;
        s13 : #40 Present_state = s7;

```

```

    endcase
end

```

```

always @(Present_state) begin // do the required job in each state
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            /*PCout <= 0; Zlowout <= 0; MDRout <= 0; // initialize the signals
            R2out <= 0; R3out <= 0; MARin <= 0; Zin <= 0;

```

```

PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
IncPC <= 0; Read <= 0; AND <= 0;
R1in <= 0; R2in <= 0; R3in <= 0; Mdatain <= 32'h00000000;*/
{Write, strobe, BAOout, Gra, Grb, Grc, Rin, Rout} <= 8'b0;
{PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout} <= 8'b0;
{MARin, Zin, PCin, MDRin, IRin, Yin, IncPC, Read, AND, Hlin, InPortout, Loin, ZHighin,
Zlowin} <= 13'b0;

clear<=0;
Mdatain <= 32'h00000000;
BAOout <= 0;

end

sclear : begin
    clear <= 1;
    #10 clear <= 0;
end

s1 : begin //t0
    PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
    #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
end

s2 : begin //t1
    Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
    #10 Read <= 1; MDRin <= 1;
    #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end

s3 : begin //t2
    MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
    #10 IRin <= 1;
    #20 MDRout <= 0; IRin <= 0;
end

s4 : begin //t3
    Grb <= 1; BAOout <= 1;
    #10 Yin <= 1; //see the value of the reg to be added
    #10 Grb <= 0; BAOout <= 0; Yin <= 0;
end

s5 : begin //t4 see C on the bus
    Cout <= 1; ZHighin <= 1; Zlowin <= 1;
    #10 op <= 5'b00011;
    #20 Cout <= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
end

s6 : begin //t5
    Zlowout <= 1; Gra <= 1; Rin <= 1; // see the addition result on the bus
    #10 Zlowout <= 0; Gra <= 0; Rin <= 0;
end

s7 : begin //t0
    PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus

```

```

        #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
    end

    s8 : begin //t1
        Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
        #10 Read <= 1; MDRin <= 1;
        #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
    end

    s9 : begin //t2
        MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
        #10 IRin <= 1;
        #20 MDRout <= 0; IRin <= 0;
    end

    s10 : begin //t3
        Grb <= 1; BAOout <= 1;
        #10 Yin <= 1; //see the value of the reg to be added
        #10 Grb <= 0; BAOout <= 0; Yin <= 0;
    end

    s11 : begin //t4 see C on the bus
        Cout <= 1; ZHighin <= 1; Zlowin <= 1;
        #10 op <= 5'b00011;
        #20 Cout <= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
    end

    s12 : begin //t5
        Zlowout <= 1; MARin <= 1; // see the addition result on the bus
        #10 Zlowout <= 0; MARin <= 0;
    end


    s13 : begin //t6
        MDRin <= 1; Write <= 1; Rout <= 1; Gra <= 1;
        #10 MDRin <= 0; Write <= 0; Rout <= 0; Gra <= 0;
    end

endcase
end


endmodule

```

st 0x87, R1



st 0x87(R1), R1



### 3 ALU Immediate Instructions

Testbench

```
`timescale 1ns/10ps
```

```
module alu_instr_tb;
```

```
    reg PCout, Zhighout, Zlowout, MDRout, HIOout, LOout, InPortout, Yout, RAMout, CONin;
    wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
    R14out, R15out;
    reg MARin, Zin, PCin, MDRin, IRin, OutPortin, Yin, IncPC, Read, Write, AND, Hlin, Loin, ZHighin, Zlowin;
    wire R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in;
    reg Clock, clear, strobe, BAOout, Gra, Grb, Grc, Rin, Rout, Cout;
    wire branchCompare;
    wire [3:0] to_decode;
    reg [31:0] Mdatain, input_data;
    parameter Default = 4'b0000, s1 = 4'b0001, s2 = 4'b0010, s3 = 4'b0011,
    s4 = 4'b0100, s5 = 4'b0101, s6 = 4'b0110, s7 = 4'b0111, s8 = 4'b1000, s9 =
    4'b1001, s10 = 4'b1010, s11 = 4'b1011, sclear = 4'b1100, delay = 4'b1101;
    reg [3:0] Present_state = Default;
    reg [4:0] op;
    wire [31:0] BusOut, mdrData, BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4,
    BusMuxInR5, BusMuxInR6, BusMuxInR7,
    BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12,
    BusMuxInR13, BusMuxInR14, BusMuxInR15,
```

```

BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout,
BusMuxInYout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,
ZHighWire, ZLowWire;
//wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out,
R13out, R14out, R15out, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in,
R15in;

data_path DUT(Clock, clear, Read, Write, strobe, BAOout, Gra, Grb, Grc, Rin, Rout, CONin,
input_data, IRin,
op,
HIout, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Yout, RAMout, Cout,
Hlin, LOin, ZHighin, Zlowin, PCin, MDRin, OutPortin, Yin, MARin, IncPC,
BusOut, mdrData, ZHighWire, ZLowWire,
BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,
BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15,
BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI,
BusMuxInLO, BusMuxInRamout, output_data, irOut,
branchCompare,
R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
R14out, R15out,
R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in,
to_decode);

initial begin
    Clock = 1;
end

always #5 Clock = ~Clock;

always @(negedge Clock) begin// finite state machine; if clock falling-edge so as to be offset from reg clocking
    case (Present_state)
        Default : #40 Present_state = sclear;
        sclear : #40 Present_state = s1;
        s1 : #40 Present_state = s2;
        s2 : #40 Present_state = s3;
        s3 : #40 Present_state = s4;
        s4 : #40 Present_state = s5;
        s5 : #40 Present_state = s6;
        s6 : #40 Present_state = s1;
        s7 : #40 Present_state = s8;
        s8 : #40 Present_state = s1;
        s9 : #40 Present_state = s10;
        s10 : #40 Present_state = s11;
    endcase
end

always @(Present_state) begin // do the required job in each state
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            /*PCout <= 0; Zlowout <= 0; MDRout <= 0; // initialize the signals
            R2out <= 0; R3out <= 0; MARin <= 0; Zin <= 0;

```

```

PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
IncPC <= 0; Read <= 0; AND <= 0;
R1in <= 0; R2in <= 0; R3in <= 0; Mdatain <= 32'h00000000;*/
{Write, strobe, BAOout, Gra, Grb, Grc, Rin, Rout} <= 8'b0;
{PCout, Zhighout, Zlowout, MDRout, HIOout, LOout, InPortout, Yout} <= 8'b0;
{MARin, Zin, PCin, MDRin, IRin, Yin, IncPC, Read, AND, Hlin, InPortout, Loin, ZHighin,
Zlowin} <= 13'b0;

clear<=0;
Mdatain <= 32'h00000000;
BAOut <= 0;

end

sclear : begin
    clear <= 1;
    #10 clear <= 0;
end

s1 : begin //t0
    PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
    #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
end

delay: begin
    Read <= 1; MDRin <= 1;
    #10 strobe <= 0;
end

s2 : begin //t1
    Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
    #10 Read <= 1; MDRin <= 1;
    #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end

s3 : begin //t2
    MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
    #10 IRin <= 1;
    #20 MDRout <= 0; IRin <= 0;
end

s4 : begin //t3
    Grb <= 1; BAOout <= 1;
    #10 Yin <= 1; //see the value of the reg to be added
    #10 Grb <= 0; BAOout <= 0; Yin <= 0;
end

s5 : begin //t4 see C on the bus
    Cout<= 1; ZHighin <= 1; Zlowin <= 1;
    #10 op <= 5'b00011;
    #20 Cout<= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
end

s6 : begin //t5
    Zlowout <= 1; Gra <= 1; Rin <= 1; // see the addition result on the bus
    #10 Zlowout <= 0; Gra <= 0; Rin <= 0;

```



```

end

s7 : begin //t6
    MDRin <= 1; Read <= 1;
    #10 MDRin <= 0; Read <= 0;
end

s8 : begin //t7
    Gra <= 1; Rin <= 1; MDRout <= 1; //see the contents of memory on the bus
    #10 Gra <= 0; Rin <= 0; MDRout <= 0;
end

s9 : begin
    Read <= 1; RAMout = 1; //read contents just written to RAM onto the bus
    #10 Read <= 0; RAMout = 0;
end

s10 : begin
    Mdatain <= 32'd50; //this is our compare value for the branch
    Read <= 1; MDRin <= 1;
    #10 Read <= 0; MDRin <= 0;
end

s11 : begin
    IRin <= {11'b0, 2'b10, 19'b0}; //branch if positive
    MDRout <= 1; //put compare value on the bus
    #10 MDRout <= 0; //should see a positive branch compare value
end


endcase

end


endmodule

```


addi R3, R4, -5



```
andi R3, R4, 0x53
```



```
ori R3, R4, 0x53
```



## 4 Branch Instructions

### Testbench for Branch Instructions

```
`timescale 1ns/10ps
```

```
module br_tb;
```

```
    reg PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout, RAMout;
    wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
R14out, R15out;
    reg MARin, Zin, PCin, MDRin, IRin, OutPortin, Yin, IncPC, Read, Write, AND, Hlin, LOin, ZHighin, Zlowin,
CONin;
    wire R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in;
    reg Clock, clear, strobe, BAOout, Gra, Grb, Grc, Rin, Rout, Cout;
    wire branchCompare;
    wire [3:0] to_decode;
    reg [31:0] Mdatain, input_data;
    parameter Default = 4'b0000, s1 = 4'b0001, s2 = 4'b0010, s3 = 4'b0011,
                                     s4 = 4'b0100, s5 = 4'b0101, s6 = 4'b0110, s7 = 4'b0111, s8 = 4'b1000, s9 =
4'b1001, s10 = 4'b1010, s11 = 4'b1011, sclear = 4'b1100, s12 = 4'b1101, s13 = 4'b1110, s14 = 4'b1111;
    reg [3:0] Present_state = Default;
    reg [4:0] op;
    wire [31:0] BusOut, mdrData, BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4,
BusMuxInR5, BusMuxInR6, BusMuxInR7,
                                     BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12,
BusMuxInR13, BusMuxInR14, BusMuxInR15,
                                     BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout,
BusMuxInYout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,
                                     ZHighWire, ZLowWire;
    //wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out,
R13out, R14out, R15out, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in,
R15in;

    data_path DUT(Clock, clear, Read, Write, strobe, BAOout, Gra, Grb, Grc, Rin, Rout, CONin,
input_data, IRin,
op,
HIOut, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Yout, RAMout, Cout,
Hlin, LOin, ZHighin, Zlowin, PCin, MDRin, OutPortin, Yin, MARin, IncPC,
BusOut, mdrData, ZHighWire, ZLowWire,
BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,
BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15,
BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI,
BusMuxInLO, BusMuxInRamout, output_data, irOut,
branchCompare,
R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
R14out, R15out,
R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in,
to_decode);
integer flag;

initial begin
    flag = 0;
```

```

        Clock = 1;
end

always #5 Clock = ~Clock;

always @(negedge Clock) begin// finite state machine; if clock falling-edge so as to be offset from reg clocking
    case (Present_state)
        Default : #40 Present_state = sclear;
        sclear : #40 Present_state = s7;
        s1 : #40 Present_state = s2;
        s2 : #40 Present_state = s3;
        s3 : #40 Present_state = s4;
        s4 : #40 Present_state = s5;
        s5 : #40 Present_state = s6;
        s6 : #40 Present_state = s7;
        s7 : #40 Present_state = s8;
        s8 : #40 Present_state = s9;
        s9 : #40 Present_state = s10;
        s10 : #40 Present_state = s11;
        s11 : #40 Present_state = s12;
        s12 : #40 Present_state = s13;
        s13 : #40 Present_state = (flag == 2) ? s1 : s7;
    endcase
end

always @(Present_state) begin // do the required job in each state
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            /*PCout <= 0; Zlowout <= 0; MDRout <= 0; // initialize the signals
            R2out <= 0; R3out <= 0; MARin <= 0; Zin <= 0;
            PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
            IncPC <= 0; Read <= 0; AND <= 0;
            R1in <= 0; R2in <= 0; R3in <= 0; Mdatain <= 32'h00000000;*/
            {Write, strobe, BAOout, Gra, Grb, Grc, Rin, Rout} <= 8'b0;
            {PCout, Zhighout, Zlowout, MDRout, HIOout, LOout, InPortout, Yout} <= 8'b0;
            {MARin, Zin, PCin, MDRin, IRin, Yin, IncPC, Read, AND, Hlin, InPortout, LOin, ZHighin,
Zlowin} <= 13'b0;

            clear<=0;
            Mdatain <= 32'h00000000;
            BAOout <= 0;
            CONin <= 0;
        end

        sclear : begin
            clear <= 1;
            #10 clear <= 0;
        end

        s1 : begin //t0
            flag <= 0;
            PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
            #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;

```

```

end

s2 : begin //t1
    Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
    #10 Read <= 1; MDRin <= 1;
    #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end

s3 : begin //t2
    MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
    #10 IRin <= 1;
    #20 MDRout <= 0; IRin <= 0;
end

s4 : begin //t3
    Grb <= 1; BAOout <= 1;
    #10 Yin <= 1; //see the value of the reg to be added
    #10 Grb <= 0; BAOout <= 0; Yin <= 0;
end

s5 : begin //t4 see C on the bus
    Cout <= 1; ZHighin <= 1; Zlowin <= 1;
    #10 op <= 5'b00011;
    #20 Cout <= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
end

s6 : begin //t5
    Zlowout <= 1; Gra <= 1; Rin <= 1; // see the addition result on the bus
    #10 Zlowout <= 0; Gra <= 0; Rin <= 0;
end

s7 : begin //t0
    flag <= flag + 1;
    PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
    #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
end

s8 : begin //t1
    Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
    #10 Read <= 1; MDRin <= 1;
    #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end

s9 : begin //t2
    MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
    #10 IRin <= 1;
    #20 MDRout <= 0; IRin <= 0;
end

s10 : begin //t3
    Gra <= 1; Rout <= 1;
    #10 CONin <= 1;
    #20 Gra <= 0; Rout <= 0; CONin <= 0;
end

```

```

s11 : begin //t4
    PCout <= 1; Yin <= 1;
    #20 PCout <= 0; Yin <= 0;
end

s12 : begin //t5
    Cout <= 1; ZHighin <= 1; Zlowin <= 1;
    #20 Cout <= 0; ZHighin <= 0; Zlowin <= 0;
end

s13 : begin //t6
    Zlowout <= 1; //This is where I need to use the Conin logic to figure out how to get this
into PCin
    #20 Zlowout <= 0;
end


```

endcase


end

endmodule


brzr R5, 14



## brnr R5, 14




## brpl R5, 14





brmi R5, 14



## 5 Jump Instructions

### Testbench

```
`timescale 1ns/10ps
```

```
module jr_jal_tb;
```

```
    reg PCout, Zhighout, Zlowout, MDRout, HIOut, LOOut, InPortout, Yout, RAMout, CONin;
    wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
    R14out, R15out;
    reg MARin, Zin, PCin, MDRin, IRin, OutPortin, Yin, IncPC, Read, Write, AND, Hlin, Loin, ZHighin, Zlowin;
    wire R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in;
    reg Clock, clear, strobe, BAOOut, Gra, Grb, Grc, Rin, Rout, Cout;
    wire branchCompare;
    wire [3:0] to_decode;
    reg [31:0] Mdatain, input_data;
    parameter Default = 4'b0000, s1 = 4'b0001, s2 = 4'b0010, s3 = 4'b0011,
    s4 = 4'b0100, s5 = 4'b0101, s6 = 4'b0110, s7 = 4'b0111, s8 = 4'b1000, s9 =
    4'b1001, s10 = 4'b1010, s11 = 4'b1011, sclear = 4'b1100, s12 = 4'b1101, s13 = 4'b1110, s14 = 4'b1111, s15 =
    5'b10000;
    reg [4:0] Present_state = Default;
    reg [4:0] op;
    wire [31:0] BusOut, mdrData, BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4,
    BusMuxInR5, BusMuxInR6, BusMuxInR7,
    BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12,
    BusMuxInR13, BusMuxInR14, BusMuxInR15,
    BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout,
    BusMuxInYout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,
    ZHighWire, ZLowWire;
    //wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out,
    R13out, R14out, R15out, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in,
    R15in;
```

```

data_path DUT(Clock, clear, Read, Write, strobe, BAOOut, Gra, Grb, Grc, Rin, Rout, CONin,
input_data,IRin,
op,
HIOOut, LOOut, Zhighout, Zlowout, PCout, MDRout, InPortout, Yout, RAMout, Cout,
Hlin, LOin, ZHighin, Zlowin, PCin, MDRin, OutPortin, Yin, MARin, IncPC,
BusOut, mdrData, ZHighWire, ZLowWire,
BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,
BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15,
BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI,
BusMuxInLO, BusMuxInRamout, output_data, irOut,
branchCompare,
R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
R14out, R15out,
R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in,
to_decode);
reg flag;

initial begin
    flag = 0;
    Clock = 1;
end

always #5 Clock = ~Clock;

always @(negedge Clock) begin// finite state machine; if clock falling-edge so as to be offset from reg clocking
    case (Present_state)
        Default : #40 Present_state = sclear;
        sclear : #40 Present_state = s1;
        s1 : #40 Present_state = s2;
        s2 : #40 Present_state = s3;
        s3 : #40 Present_state = s4;
        s4 : #40 Present_state = s5;
        s5 : #40 Present_state = s6;
        s6 : #40 Present_state = flag ? s11 : s7;
        s7 : #40 Present_state = s8;
        s8 : #40 Present_state = s9;
        s9 : #40 Present_state = s10;
        s10 : #40 Present_state = s1;
        s11 : #40 Present_state = s12;
        s12 : #40 Present_state = s13;
        s13 : #40 Present_state = s15;
        s15 : #40 Present_state = s14;
        s14 : #40 Present_state = s1;
    endcase
end

always @(Present_state) begin // do the required job in each state
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            /*PCout <= 0; Zlowout <= 0; MDRout <= 0; // initialize the signals
            R2out <= 0; R3out <= 0; MARin <= 0; Zin <= 0;
            PCin <=0; MDRin <= 0; IRin <= 0; Yin <= 0;

```

```

IncPC <= 0; Read <= 0; AND <= 0;
R1in <= 0; R2in <= 0; R3in <= 0; Mdatain <= 32'h00000000;*/
{Write, strobe, BAOOut, Gra, Grb, Grc, Rin, Rout} <= 8'b0;
{PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout} <= 8'b0;
{MARin, Zin, PCin, MDRin, IRin, Yin, IncPC, Read, AND, Hlin, InPortout, Loin, ZHighin,
Zlowin} <= 13'b0;

clear<=0;
Mdatain <= 32'h00000000;
BAOut <= 0;

end

sclear : begin
    clear <= 1;
    #10 clear <= 0;
end

s1 : begin //t0
    PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
    #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
end

s2 : begin //t1
    Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
    #10 Read <= 1; MDRin <= 1;
    #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end

s3 : begin //t2
    MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
    #10 IRin <= 1;
    #20 MDRout <= 0; IRin <= 0;
end

s4 : begin //t3
    Grb <= 1; BAOOut <= 1;
    #10 Yin <= 1; //see the value of the reg to be added
    #10 Grb <= 0; BAOOut <= 0; Yin <= 0;
end

s5 : begin //t4 see C on the bus
    Cout<= 1; ZHighin <= 1; Zlowin <= 1;
    #10 op <= 5'b00011;
    #20 Cout<= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
end

s6 : begin //t5
    Zlowout <= 1; Gra <= 1; Rin <= 1; // see the addition result on the bus
    #10 Zlowout <= 0; Gra <= 0; Rin <= 0;
end

s7 : begin //t0
    flag <= 1;
    PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
    #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;

```

```

end

s8 : begin //t1
    Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
    #10 Read <= 1; MDRin <= 1;
    #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end

s9 : begin //t2
    MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
    #10 IRin <= 1;
    #20 MDRout <= 0; IRin <= 0;
end

s10 : begin //t3
    Gra <= 1; Rout <= 1; PCin <= 1;
    #20 Gra <= 0; Rout <= 0; PCin <= 0;
end

s11 : begin //t0
    flag <= 0;
    PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
    #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
end

s12 : begin //t1
    Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
    #10 Read <= 1; MDRin <= 1; Rin <= 1;
    #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0; Rin <= 0;
end

s13 : begin //t2
    MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
    #10 IRin <= 1;
    #20 MDRout <= 0; IRin <= 0;
end

s15 : begin
    #10 PCout <= 1;
    #20 PCout <= 0;
end

s14 : begin //t3
    Gra <= 1; Rout <= 1; PCin <= 1;
    #20 Gra <= 0; Rout <= 0; PCin <= 0;
end


endcase

end


endmodule

```

jr R6



jal R6



## 6 Special Instructions

### Testbench

```
`timescale 1ns/10ps
```

```
module mfhi_mflo_tb;
```

```
    reg PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout, RAMout, CONin;
    wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
R14out, R15out;
    reg MARin, Zin, PCin, MDRin, IRin, OutPortin, Yin, IncPC, Read, Write, AND, Hlin, LOin, ZHighin, Zlowin;
    wire R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in;
    reg Clock, clear, strobe, BAOout, Gra, Grb, Grc, Rin, Rout, Cout;
    wire branchCompare;
    wire [3:0] to_decode;
    reg [31:0] Mdatain, input_data;
    parameter Default = 4'b0000, s1 = 4'b0001, s2 = 4'b0010, s3 = 4'b0011,
                                     s4 = 4'b0100, s5 = 4'b0101, s6 = 4'b0110, s7 = 4'b0111, s8 = 4'b1000, s9 =
4'b1001, s10 = 4'b1010, s11 = 4'b1011, sclear = 4'b1100, s12 = 4'b1101, s13 = 4'b1110, s14 = 4'b1111;
    reg [3:0] Present_state = Default;
    reg [4:0] op;
    wire [31:0] BusOut, mdrData, BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4,
BusMuxInR5, BusMuxInR6, BusMuxInR7,
                                     BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12,
BusMuxInR13, BusMuxInR14, BusMuxInR15,
                                     BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout,
BusMuxInYout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,
                                     ZHighWire, ZLowWire;

    //wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out,
R13out, R14out, R15out, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in,
R15in;

    data_path DUT(Clock, clear, Read, Write, strobe, BAOout, Gra, Grb, Grc, Rin, Rout, CONin,
input_data, IRin,
op,
HIOut, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Yout, RAMout, Cout,
Hlin, LOin, ZHighin, Zlowin, PCin, MDRin, OutPortin, Yin, MARin, IncPC,
BusOut, mdrData, ZHighWire, ZLowWire,
BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,
BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15,
BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI,
BusMuxInLO, BusMuxInRamout, output_data, irOut,
branchCompare,
R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
R14out, R15out,
R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in,
to_decode);
    reg flag;

    initial begin
        flag = 0;
        Clock = 1;
    end
end
```

```
always #5 Clock = ~Clock;
```

```
always @(negedge Clock) begin// finite state machine; if clock falling-edge so as to be offset from reg clocking
    case (Present_state)
```

```
        Default : #40 Present_state = sclear;
        sclear : #40 Present_state = s1;
        s1 : #40 Present_state = s2;
        s2 : #40 Present_state = s3;
        s3 : #40 Present_state = s4;
        s4 : #40 Present_state = s5;
        s5 : #40 Present_state = s6;
        s6      : #40 Present_state = s7;
        s7      : #40 Present_state = s8;
        s8      : #40 Present_state = s9;
        s9 : #40 Present_state = s10;
        s10 : #40 Present_state = s1;
        s11      : #40 Present_state = s12;
        s12 : #40 Present_state = s13;
        s13 : #40 Present_state = s14;
        s14 : #40 Present_state = s1;
```

```
    endcase
```

```
end
```

```
always @(Present_state) begin // do the required job in each state
```

```
    case (Present_state) // assert the required signals in each clock cycle
```

```
        Default: begin
```

```
            /*PCout <= 0; Zlowout <= 0; MDRout <= 0; // initialize the signals
```

```
            R2out <= 0; R3out <= 0; MARin <= 0; Zin <= 0;
```

```
            PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
```

```
            IncPC <= 0; Read <= 0; AND <= 0;
```

```
            R1in <= 0; R2in <= 0; R3in <= 0; Mdatain <= 32'h00000000;*/
```

```
            {Write, strobe, BAOout, Gra, Grb, Grc, Rin, Rout} <= 8'b0;
```

```
            {PCout, Zhighout, Zlowout, MDRout, HIOout, LOout, InPortout, Yout} <= 8'b0;
```

```
            {MARin, Zin, PCin, MDRin, IRin, Yin, IncPC, Read, AND, Hlin, InPortout, LOin, ZHighin,
```

```
Zlowin} <= 13'b0;
```

```
            clear<=0;
```

```
            Mdatain <= 32'h00000000;
```

```
            BAOout <= 0;
```

```
        end
```

```
        sclear : begin
```

```
            clear <= 1;
```

```
            #10 clear <= 0;
```

```
        end
```

```
        s1 : begin //t0
```

```
            PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
```

```
            #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
```

```
        end
```

```
        s2 : begin //t1
```

```
            Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
```

```

        #10 Read <= 1; MDRin <= 1;
        #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
    end

s3 : begin //t2
    MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
    #10 IRin <= 1;
    #20 MDRout <= 0; IRin <= 0;
end

s4 : begin //t3
    Grb <= 1; BAOout <= 1;
    #10 Yin <= 1; //see the value of the reg to be added
    #10 Grb <= 0; BAOout <= 0; Yin <= 0;
end

s5 : begin //t4 see C on the bus
    Cout <= 1; ZHighin <= 1; Zlowin <= 1;
    #10 op <= 5'b00011;
    #20 Cout <= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
end

s6 : begin //t5
    if(flag == 0) Hlin <= 1;
    else LOin <= 1;
    Zlowout <= 1; Gra <= 1; Rin <= 1; // see the addition result on the bus
    #10 Zlowout <= 0; Gra <= 0; Rin <= 0; Hlin <= 0; LOin <= 0;
end

s7 : begin //t0
    PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
    #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
end

s8 : begin //t1
    Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
    #10 Read <= 1; MDRin <= 1;
    #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end

s9 : begin //t2
    MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
    #10 IRin <= 1;
    #20 MDRout <= 0; IRin <= 0;
end

s10 : begin //t3
    if (flag == 0) HIOout <= 1;
    else LOout <= 1;
    Gra <= 1; Rin <= 1;
    #20 Gra <= 0; Rin <= 0; HIOout <= 0; LOout <= 0;
    flag = 1;
end

```




```

        endcase
    end


endmodule

```

mfhi R6



## mflo R7



## 7 Input/Output Instructions

### Testbench

```
`timescale 1ns/10ps
```

```
module in_out_tb;
```

```
    reg PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout, RAMout, CONin;
    wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
    R14out, R15out;
    reg MARin, Zin, PCin, MDRin, IRin, OutPortin, Yin, IncPC, Read, Write, AND, Hlin, LOin, ZHighin, Zlowin;
    wire R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in;
    reg Clock, clear, strobe, BAOout, Gra, Grb, Grc, Rin, Rout, Cout;
    wire branchCompare;
    wire [3:0] to_decode;
    reg [31:0] Mdatain, input_data;
    parameter Default = 4'b0000, s1 = 4'b0001, s2 = 4'b0010, s3 = 4'b0011,
```

```

s4 = 4'b0100, s5 = 4'b0101, s6 = 4'b0110, s7 = 4'b0111, s8 = 4'b1000, s9 =
4'b1001, s10 = 4'b1010, s11 = 4'b1011, sclear = 4'b1100, s12 = 4'b1101, s13 = 4'b1110, s14 = 4'b1111;
reg [3:0] Present_state = Default;
reg [4:0] op;
wire [31:0] BusOut, mdrData, BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4,
BusMuxInR5, BusMuxInR6, BusMuxInR7,
BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12,
BusMuxInR13, BusMuxInR14, BusMuxInR15,
BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout,
BusMuxInYout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,
ZHighWire, ZLowWire;
//wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out,
R13out, R14out, R15out, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in,
R15in;

```

```

data_path DUT(Clock, clear, Read, Write, strobe, BAOout, Gra, Grb, Grc, Rin, Rout, CONin,
input_data, IRin,
op,
HIout, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Yout, RAMout, Cout,
Hlin, LOin, ZHighin, Zlowin, PCin, MDRin, OutPortin, Yin, MARin, IncPC,
BusOut, mdrData, ZHighWire, ZLowWire,
BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,
BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15,
BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI,
BusMuxInLO, BusMuxInRamout, output_data, irOut,
branchCompare,
R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
R14out, R15out,
R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in,
to_decode);

```

```

initial begin
    Clock = 1;
end

```

```

always #5 Clock = ~Clock;

```

```

always @(negedge Clock) begin// finite state machine; if clock falling-edge so as to be offset from reg clocking
    case (Present_state)
        Default : #40 Present_state = sclear;
        sclear : #40 Present_state = s1;
        s1 : #40 Present_state = s2;
        s2 : #40 Present_state = s3;
        s3 : #40 Present_state = s4;
        s4 : #40 Present_state = s5;
        s5 : #40 Present_state = s6;
        s6 : #40 Present_state = s7;
        s7 : #40 Present_state = s8;
        s8 : #40 Present_state = s9;
        s9 : #40 Present_state = s10;
        s10 : #40 Present_state = s11;
    endcase
end

```

```

        s11      : #40 Present_state = s12;
        s12 : #40 Present_state = s13;
        s13 : #40 Present_state = s14;
    endcase
end

always @(Present_state) begin // do the required job in each state
    case (Present_state) // assert the required signals in each clock cycle
        Default: begin
            /*PCout <= 0; Zlowout <= 0; MDRout <= 0; // initialize the signals
            R2out <= 0; R3out <= 0; MARin <= 0; Zin <= 0;
            PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
            IncPC <= 0; Read <= 0; AND <= 0;
            R1in <= 0; R2in <= 0; R3in <= 0; Mdatain <= 32'h00000000;*/
            {Write, strobe, BAOout, Gra, Grb, Grc, Rin, Rout} <= 8'b0;
            {PCout, Zhighout, Zlowout, MDRout, HIOout, LOout, InPortout, Yout} <= 8'b0;
            {MARin, Zin, PCin, MDRin, IRin, Yin, IncPC, Read, AND, Hlin, InPortout, Loin, ZHighin,
Zlowin} <= 13'b0;

            clear<=0;
            Mdatain <= 32'h00000000;
            BAOout <= 0;
        end

        sclear : begin
            clear <= 1;
            #10 clear <= 0;
        end

        s1 : begin //t0
            PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
            #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
        end

        s2 : begin //t1
            Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
            #10 Read <= 1; MDRin <= 1;
            #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
        end

        s3 : begin //t2
            MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
            #10 IRin <= 1;
            #20 MDRout <= 0; IRin <= 0;
        end

        s4 : begin //t3
            Grb <= 1; BAOout <= 1;
            #10 Yin <= 1; //see the value of the reg to be added
            #10 Grb <= 0; BAOout <= 0; Yin <= 0;
        end

        s5 : begin //t4 see C on the bus
            Cout<= 1; ZHighin <= 1; Zlowin <= 1;
            #10 op <= 5'b00011;
    end
end

```

```

        #20 Cout<= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
end

s6 : begin //t5
    Zlowout <= 1; Gra <= 1; Rin <= 1; // see the addition result on the bus
    #10 Zlowout <= 0; Gra <= 0; Rin <= 0;
end

s7 : begin //t0
    PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
    #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
end

s8 : begin //t1
    Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
    #10 Read <= 1; MDRin <= 1;
    #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end

s9 : begin //t2
    MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
    #10 IRin <= 1;
    #20 MDRout <= 0; IRin <= 0;
end

s10 : begin //t3
    Gra <= 1; Rout <= 1; OutPortin <= 1;
    #20 Gra <= 0; Rout <= 0; OutPortin <= 0;
end

s11 : begin //t0
    PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
    #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
end

s12 : begin //t1
    Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
    #10 Read <= 1; MDRin <= 1;
    #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end

s13 : begin //t2
    MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
    #10 IRin <= 1;
    #20 MDRout <= 0; IRin <= 0;
end

s14 : begin //t3
    input_data <= 32'habba;
    strobe <= 1;
    #5 strobe <= 0; Gra <= 1; Rin <= 1; InPortout <= 1;
    #20 Gra <= 1; Rin <= 1; InPortout <= 0;
end

```


```

        endcase
    end

endmodule

```

out R3



in R4

