ELEC 374 CPU Project: Phase 2

Madeleine Asselin, 20154065

Julia Newcombe, 20146379

Aidan Hawthorne, 20171367

Academic Integrity Acknowledgement

We do hereby verify that this written lab report is our own work and contains our own original ideas, concepts, and designs. No portion of this report has been copied in whole or in part from another source, with the possible exception of properly referenced material.

New Code

Memory Subsystem

Mar

```
module mar (input clear, clock, enable, input [31:0] BusMuxOut, output wire [8:0] addr);
reg [31:0] q;
always @ (posedge clock)
begin
if (clear) begin
q <= 0;

end
else if (enable) begin
q <= BusMuxOut;
end
assign addr = q[8:0];
endmodule</pre>
```

```
module ram (input clock, read, write, input [8:0] addr, input [31:0] BusMuxOut, output wire [31:0] MDataIn);
 reg [31:0] mem [511:0];
 reg [31:0] q;
 initial begin
     /*//3.1 load instructions
      mem[0] = 32'b00000_0010_0000_00000000000_1001_1001; //load r2, r0(0x95) (puts 4 in r2)
      //3.2 store instructions
     mem[0] = 32'b01100_0001_0001_00000000000000000001; //addi r1, r1, 1 (to have something in r4)
mem[1] = 32'b00010_0001_0000_00000000000_10000111; //st 0x87, R1; (see 87 in r1)
mem[2] = 32'b00010_0001_0001_00000000000000111; //st 0x87(R1), R1;
      /* //3.1 loadi instructions
     /* //3.1 Court instructions
mem[0] = 32'b00001_0010_0000_0000000000_10010101; //loadi r2, r0(95) (puts 95 in r2)
mem[1] = 32'b00001_0000_0010_00000000000_00111000; //loadi r9, 38(r2) (puts 38+95) in r0*/
      /*//3.3 ALU instructions
     /*//3.7 in out instructions
     /*//3.5 jump instructions
     /*//3.5 Jump Instructions
mem[0] = 32'b01100_0110_0110_0000000000000000000;//jr r6
mem[1] = 32'b10100_0110_000_00000000000000000;//jr r6
mem[5] = 32'b01100_0110_0000_00000000000000000;//addi r6, r0, 0
mem[6] = 32'b10101_0110_000_00000000000000000;//jal r6*/
     /*//3.6 mfhi mflo instructions
mem[0] = 32'b01100_0011_0110_000000000000000101; //addi r6, r6, 5 (to have something in r6)
     mem[1] = 32 b01100_0110_000_0000000000000;//mfhi r6
mem[2] = 32 b01100_00110_0001_0000000000000110101; //addi r6, r0, 53 (to have something different in r6
      mem[3] = 32'b11001_0111_000_0000000000_0000000000; //mflo r7*/
      /*//3.4 branch
     /////mem[0] = 32'b10011_0101_0000_00000000000000001110;//brzr r5 14
mem[15] = 32'b10011_0101_0001_0000000000000001110;//brnz r5 14
     mem[16] = 32'b0101-0101-0101-11111111 111111011;//addi r5, r5, -5
mem[17] = 32'b10011-0101-0010-0000000000001110;//brpl r5 14
mem[18] = 32'b10011-0101-0011-00000000000001110;//brmi r5 14*/
      mem[42] = 32'hffff;
      mem[43] = 32'd100;
      mem[87] = 32'd43;
      mem[94] = 32'h0a0a;
      mem[95] = 32'h0004;
      mem[100] = 32'hffff:
      mem[101] = 32'h0003;
      mem[102] = 32'h000a;
      mem[153] = 32'h4;
      mem[60] = 32'habba;
end
always @ (posedge clock)begin
                             if (write) begin
                                               mem[addr] <= BusMuxOut;</pre>
                                    end
                                   else if (read) begin
                                               q <= mem[addr];</pre>
      end
assign MDataIn = q;
endmodule
```

Select and Encode Logic

```
module sel_encode(input [31:0] instr, input Gra, Grb, Grc, Rin, Rout, BAout,
output [4:0] opcode, output [31:0] C_sign_ext, output R0in,
Rlin, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in,
R1lin, R12in, R13in, R14in, R15in, R0out, R1out, R2out, R3out,
R4out, R5out, R6out, R7out,R8out, R9out, R10ut, R11out,
R12out, R13out, R14out, R15out, output [3:0] to_decode);
                   wire [15:0] InReg, outReg;
                   //wire
                    assign to_decode = (instr[26:23] & {4{Gra}} | instr[22:19] & {4{Grb}} | instr[18:15] & {4{Grc}});
                   reg [15:0] decode_out;
// 4:16 decoder logic
                    always @ (to_decode) begin
                                                                          case (to_decode)
                                                                                                            4'b0000 : decode_out <= 16'b0000_0000_0000_0001;
4'b0001 : decode_out <= 16'b0000_0000_0000_0010;
                                                                                                            #\b00111 : decode_out <= 16\b0009_0009_1000_00000,
#\b1010 : decode_out <= 16\b0009_0001_0000_0000,
#\b1010 : decode_out <= 16\b0009_0010_0000_0000,
#\b1010 : decode_out <= 16\b00009_1000_0000,
#\b1010 : decode_out <= 16\b00009_1000_0000,
#\b1100 : decode_out <= 16\b00009_1000_0000,
#\b1110 : decode_out <= 16\b0000_1000_0000_0000,
#\b1110 : decode_out <= 16\b0010_0000_0000_0000,
#\b1110 : decode_out <= 16\b0010_0000_0000_0000,
#\b1110 : decode_out <= 16\b0010_0000_0000_0000,
#\b1100 : decode_out <= 16\b0010_0000_0000_0000,
#\b100 : decode_out <= 16\b0010_0000_0000_0000,
#\b100 : decode_out <= 16\b0010_0000_0000_0000,
#\b100 : decode_out <= 16\b0010_0000_0000,
#\b100 : decode_out <= 16\b0010_0000,
#\b10000_0000,
#\b100 : decode_out <= 16\b0010_0000,
#\b100 : decode_out <= 16\b0010_0000,
#\b100 : decode_out <= 16\b0010_0000,
#\b100 : decode_out <= 16\b0010_000,
#\b100 : decode_out <= 16\b0010_0
                                                                                                             4'bl110 : decode_out <= 16'b0100_0000_0000_00000;
4'bl111 : decode_out <= 16'b1000_0000_00000_00000;
                                                                          endcase
                  assign opcode = instr[31:27];
assign InReg = {16{Rin}} & decode_out;
                   assign outReg = ({16{Rout}} | {16{BAout}}) & decode_out;
assign C_sign_ext = {{13{instr[18]}}, instr[18:0]};
                   assign {R15in, R14in, R13in, R12in, R11in, R10in, R9in, R8in,R7in, R6in, R5in, R4in, R3in, R2in, R1in, R0in} = InReg;
assign {R15out, R14out, R13out, R12out, R11out, R10out, R9out, R8out,R7out, R6out, R5out, R4out, R3out, R2out, R1out, R0out} = outReg;
 endmodule
```

Revision to RO

```
module r0 (input clear, clock, enable, BAout, input [31:0]BusMuxOut, output wire [31:0]BusMuxIn);
reg [31:0] q;
wire [31:0] temp_BusMuxIn;

reg_32 this_reg(clear, clock, enable, BusMuxOut, temp_BusMuxIn);

always @(posedge clock) begin
    if(BAout == 1'b1) begin
        q <= 32'b0;
end else begin
    q <= temp_BusMuxIn;
end

end

assign BusMuxIn = q;
endmodule
</pre>
```

CON FF Logic

```
module con_ff (output result, input [31:0] ir, input [31:0] BusMuxOut, input CONin);
reg [3:0] decoder;
wire temp;
wire equal = (BusMuxOut == 32'b0) ? 1'b1 : 1'b0;
wire not_equal = (BusMuxOut != 32'b0) ? 1'b1 : 1'b0;
wire positive = (BusMuxOut[31] == 1'b0) ? 1'b1 : 1'b0;
wire negative = (BusMuxOut[31] == 1'b1) ? 1'b1 : 1'b0;
wire eq, no, pos, neg;
always @ (ir) begin
    case (ir[20:19])
            2'b00: decoder = 4'b0001;
            2'b01: decoder = 4'b0010;
            2'b10: decoder = 4'b0100;
            2'b11: decoder = 4'b1000;
    endcase
end
assign eq = (decoder[0] && equal);
assign no = (decoder[1] && not_equal);
assign pos = (decoder[2] && positive);
assign neg = (decoder[3] && negative);
assign temp = (eq || no || pos || neg);
d_flip_flop CONFF(CONin, temp, result);
endmodule
```

Input and Output Ports

Output Port

Note that an output port is implemented using a regular register.

```
module reg_32 (input clear, clock, enable, input [31:0]BusMuxOut, output wire [31:0]BusMuxIn);
reg [31:0]q;
always @ (posedge clock)
begin
if (clear) begin
q <= 0;

end
else if (enable) begin
q <= BusMuxOut;
end
assign BusMuxIn = q;
endmodule</pre>
```

Input Port

Note that we implemented a strobe signal for the Input.

```
module in_port (input clear, clock, strobe, input [31:0] unit_input, output wire [31:0]BusMuxIn);
reg [31:0] temp, q;
reg flag;
always @ (posedge strobe) begin
    temp = unit_input;
end
always @(posedge clock) begin
    if (clear) begin
        q <= 0;
    end
    else begin
       q <= temp;
    end
    flag <= 0;
end
assign BusMuxIn = q;
endmodule
```

Updated Datapath

```
sodule data_path(
input clock, clear, Read, Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, COMin,
input [3:0] input [3:0] input [4:0] op_in,
input [4:0] op_in,
//control sipmals
input Hiout, Llout, Zhighout, Zlowout, PCout, NDRout, InPortout, Yout, RAMout, Cout,
//more Hiout, Llout, Zhighout, Zlowout, PCout, NDRout, InPortout, Yout, RAMout, Cout,
//more Hiout, Llout, Zhighout, Zlowout, PCout, NDRout, InPortout, Yout, RAMout, Cout,
//more Hiout, Llout, Substance, BushwinthDRout, Zidighdire, Zlowdire,
substance, Substance, BushwinthDRout, Zidighdire, Zlowdire,
substance, BushwinthBushwinthDRout, Zidighdire, Zlowdire,
BushwinthBushwinthBushwinthDRout, Zidighdire, Zlowdire,
BushwinthBushwinthBushwinthDRout, Zidighdire, Zlowdire,
BushwinthBushwinthBushwinthBushwinthDRout, Zidighdire, Zlowdire,
BushwinthBushwinthBushwinthDRout, Zidighdire, Zlowdire,
BushwinthBushwinthBushwinthDRout, Zidighdire, Zidighdire, Zlowdire,
BushwinthBushwinthBushwinthBushwinthDRout, BushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBushwinthBu
```

```
// init 24 regs here
     r0 R0(clear, clock, R0in, BAOut, BusMuxOut, BusMuxInR0);
reg_32 R1(clear, clock, R1in, BusMuxOut, BusMuxInR1);
50 reg_32 R2(clear, clock, R2in, BusMuxOut, BusMuxInR2);
51 reg_32 R3(clear, clock, R3in, BusMuxOut, BusMuxInR3);
     reg_32 R4(clear, clock, R4in, BusMuxOut, BusMuxInR4);
     reg_32 R5(clear, clock, R5in, BusMuxOut, BusMuxInR5);
     reg_32 R6(clear, clock, R6in, BusMuxOut, BusMuxInR6);
reg_32 R7(clear, clock, R7in, BusMuxOut, BusMuxInR7);
     reg_32 R8(clear, clock, R8in, BusMuxOut, BusMuxInR8);
     reg_32 R9(clear, clock, R9in, BusMuxOut, BusMuxInR9);
     reg_32 R10(clear, clock, R10in, BusMuxOut, BusMuxInR10);
reg_32 R11(clear, clock, R11in, BusMuxOut, BusMuxInR11);
     reg_32 R12(clear, clock, R12in, BusMuxOut, BusMuxInR12);
reg_32 R13(clear, clock, R13in, BusMuxOut, BusMuxInR13);
reg_32 R14(clear, clock, R14in, BusMuxOut, BusMuxInR14);
reg_32 R15(clear, clock, R15in, BusMuxOut, BusMuxInR15);
reg_32 HI(clear, clock, HIin, BusMuxOut, BusMuxInHI);
     reg_32 LO(clear, clock, LOin, BusMuxOut, BusMuxInLO);
     reg_32 Zhigh(clear, clock, Zhighin, ZHighWire, BusMuxInZhigh);
     reg_32 Zlow(clear, clock, Zlowin, ZLowWire, BusMuxInZlow);
     reg_32 PC(clear, clock, PCin_total, BusMuxOut, BusMuxInPCout);
      // reg_32 MAR(clear, clock, MARin, BusMuxOut, BusMuxInPCout);
      MDR_reg MDR(clear, clock, MDRin, Read, BusMuxOut, MDataIn, BusMuxInMDRout);
     in_port InPort(clear, clock, strobe, input_data, BusMuxInInPortout);
reg_32 Y(clear, clock, Yin, BusMuxOut, BusMuxInYout);
     reg_32 OutPort(clear, clock, OutPortin, BusMuxOut, output_data);
mar MAR(clear, clock, MARin, BusMuxOut, MARAddr);
      ripple_carry_adder pc_adder(BusMuxInPCout, 1, pc_adder_sum, flag[0], flag[1]);
     assign op_code = ((op_in[0] | op[1] | op[2] | op[3] | op[4]) == 1) ? op : 5'b00011;
     ALU alu(BusMuxInYout, BusMuxOut, op_code, ZLowWire_temp, ZHighWire);
     assign ZLowWire = (IncPC == 1) ? pc_adder_sum : ZLowWire_temp;
      //init RAM
     ram RAM(clock, Read, Write, MARAddr, BusMuxOut, MDataIn);
     //note that righ now we have the same read signals for the MDR and the RAM
     // init rest of blocks here
      Bus bus(BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,
           BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15,
           BusMuxInHI, BusMuxInLO, BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInMDRout, BusMuxInInPortout,
           R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out,
           R12out, R13out, R14out, R15out, HIout, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Cout,
```

```
BusMuxOut);

//init con_ff here

//init con_ff here

//init con_ff here

//init con_ff con_ff here

//init reg_32 ir(clear, clock, irIn, BusMuxOut, irOut);

//init select and encode logic

/
```

Testing

1 Load Instructions

Load Testbench

`timescale 1ns/10ps

module Id_and_st_tb;

reg PCout, Zhighout, Zlowout, MDRout, HlOut, LOout, InPortout, Yout, RAMout, CONin; wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R11out, R11out, R12out, R14out, R15out;

reg MARin, Zin, PCin, MDRin, IRin, OutPortin, Yin, IncPC, Read, Write, AND, Hlin, Loin, ZHighin, Zlowin; wire R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in; reg Clock, clear, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, Cout;

wire branchCompare;

wire [3:0] to_decode;

reg [31:0] Mdatain, input_data;

parameter Default = 4'b0000, s1 = 4'b0001, s2 = 4'b0010, s3 = 4'b0011,

s4 = 4'b0100, s5 = 4'b0101, s6 = 4'b0110, s7 = 4'b0111, s8 = 4'b1000, s9 =

4'b1001, s10 = 4'b1010, s11 = 4'b1011, sclear = 4'b1100, delay = 4'b1101;

reg [3:0] Present_state = Default;

reg [4:0] op;

wire [31:0] BusOut, mdrData, BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,

BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12,

BusMuxInR13, BusMuxInR14, BusMuxInR15,

BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout,

BusMuxInYout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,

ZHighWire, ZLowWire;

//wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in;

data_path DUT(Clock, clear, Read, Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, CONin, input_data,IRin,

op,

HIOut, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Yout, RAMout, Cout,

Hlin, LOin, ZHighin, Zlowin, PCin, MDRin, OutPortin, Yin, MARin, IncPC,

BusOut, mdrData, ZHighWire, ZLowWire,

BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7, BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15, BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI,

BusMuxInLO, BusMuxInRamout, output_data, irOut,

branchCompare,

R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out,

R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in, to decode);

initial begin

Clock = 1;

end

```
always @(negedge Clock) begin// finite state machine; if clock falling-edge so as to be offset from reg clocking
         case (Present state)
                 Default: #40 Present_state = sclear;
                 sclear : #40 Present_state = s1;
                 s1:#40 Present_state = s2;
                 s2: #40 Present_state = s3;
                 s3: #40 Present_state = s4;
                 s4: #40 Present_state = s5;
                 s5: #40 Present_state = s6;
                          : #40 Present_state = s7;
                 s7
                           : #40 Present_state = s8;
                          : #40 Present_state = s1;
                 s9: #40  Present state = s10;
                 s10: #40 Present_state = s11;
         endcase
end
always @(Present_state) begin // do the required job in each state
         case (Present_state) // assert the required signals in each clock cycle
                  Default: begin
                           /*PCout <= 0; Zlowout <= 0; MDRout <= 0; // initialize the signals
                           R2out <= 0; R3out <= 0; MARin <= 0; Zin <= 0;
                           PCin <=0; MDRin <= 0; IRin <= 0; Yin <= 0;
                           IncPC <= 0; Read <= 0; AND <= 0;
                           R1in <= 0; R2in <= 0; R3in <= 0; Mdatain <= 32'h00000000;*/
                           {Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout} <= 8'b0;
                           {PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout} <= 8'b0;
                           {MARin, Zin, PCin, MDRin, IRin, Yin, IncPC, Read, AND, Hlin, InPortout, Loin, ZHighin,
Zlowin} <= 13'b0;
                           clear<=0;
                           Mdatain <= 32'h00000000;
                           BAOut <= 0;
                 end
                 sclear: begin
                           clear \leq 1;
                           #10 clear <= 0;
                 end
                 s1: begin //t0
                           PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
                           #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
                  end
                 delay: begin
                   Read <= 1; MDRin <= 1;
                           #10 strobe <= 0;
                  end
```

```
s2: begin //t1
        Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
        #10 Read <= 1; MDRin <= 1;
        #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end
s3: begin //t2
        MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
        #10 IRin <= 1;
        #20 MDRout <= 0; IRin <= 0;
end
s4: begin //t3
        Grb <= 1; BAOut <= 1;
        #10 Yin <= 1; //see the value of the reg to be added
        #10 Grb <= 0; BAOut <= 0; Yin <= 0;
end
s5: begin //t4 see C on the bus
        Cout <= 1; ZHighin <= 1; Zlowin <= 1;
        #10 op <= 5'b00011;
        #20 Cout<= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
end
s6: begin //t5
        Zlowout <= 1; MARin <= 1; // see the addition result on the bus
        #10 Zlowout <= 0; MARin <= 0;
end
s7: begin //t6
        MDRin <= 1; Read <= 1;
        #10 MDRin <= 0; Read <= 0;
end
s8: begin //t7
        Gra <= 1; Rin <= 1; MDRout <= 1; //see the contents of memory on the bus
        #10 Gra <= 0; Rin <= 0; MDRout <= 0;
end
s9: begin
        Read <= 1; RAMout = 1; //read contents just written to RAM onto the bus
        #10 Read <= 0; RAMout = 0;
end
s10: begin
        Mdatain <= 32'd50; //this is our compare value for the branch
        Read <= 1; MDRin <= 1;
        #10 Read <= 0; MDRin <= 0;
end
s11: begin
        IRin <= {11'b0, 2'b10, 19'b0};//branch if positive
        MDRout <= 1; //put compare value on the bus
```

```
#10 MDRout <= 0;//should see a positive branch compare value
```

end

endcase

end

endmodule

Load Immediate Testbench

`timescale 1ns/10ps

module ldi tb;

reg PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout, RAMout, CONin; wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R14out, R15out;

reg MARin, Zin, PCin, MDRin, IRin, OutPortin, Yin, IncPC, Read, Write, AND, Hlin, Loin, ZHighin, Zlowin; wire R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in; reg Clock, clear, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, Cout;

wire branchCompare;

wire [3:0] to_decode;

reg [31:0] Mdatain, input_data;

parameter Default = 4'b0000, s1 = 4'b0001, s2 = 4'b0010, s3 = 4'b0011,

s4 = 4'b0100, s5 = 4'b0101, s6 = 4'b0110, s7 = 4'b0111, s8 = 4'b1000, s9 =

4'b1001, s10 = 4'b1010, s11 = 4'b1011, sclear = 4'b1100, delay = 4'b1101;

reg [3:0] Present_state = Default;

reg [4:0] op;

wire [31:0] BusOut, mdrData, BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,

BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12,

BusMuxInR13, BusMuxInR14, BusMuxInR15,

 $Bus MuxInZhigh, \ Bus MuxInZlow, \ Bus MuxInPCout, \ Bus MuxInInPortout,$

BusMuxInYout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,

ZHighWire, ZLowWire;

//wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in;

data_path DUT(Clock, clear, Read, Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, CONin, input_data,IRin,

op,

HIOut, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Yout, RAMout, Cout,

Hlin, LOin, ZHighin, Zlowin, PCin, MDRin, OutPortin, Yin, MARin, IncPC,

BusOut, mdrData, ZHighWire, ZLowWire,

BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7, BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15, BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,

branchCompare,

R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R10out, R11out, R12out, R13out, R14out, R15out,

R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in, to_decode);

```
initial begin
         Clock = 1;
end
always #5 Clock = ~Clock;
always @(negedge Clock) begin// finite state machine; if clock falling-edge so as to be offset from reg clocking
         case (Present_state)
                  Default: #40 Present_state = sclear;
                 sclear : #40 Present_state = s1;
                 s1: #40 Present_state = s2;
                 s2:#40 Present_state = s3;
                 s3: #40 Present_state = s4;
                 s4: #40 Present_state = s5;
                 s5: #40 Present state = s6;
                          : #40 Present_state = s1;
                 s6
                 s7
                           : #40 Present_state = s8;
                          : #40 Present_state = s1;
                 s9: #40 Present_state = s10;
                 s10: #40 Present_state = s11;
         endcase
end
always @(Present_state) begin // do the required job in each state
         case (Present_state) // assert the required signals in each clock cycle
                  Default: begin
                           /*PCout <= 0; Zlowout <= 0; MDRout <= 0; // initialize the signals
                           R2out <= 0; R3out <= 0; MARin <= 0; Zin <= 0;
                           PCin <=0; MDRin <= 0; IRin <= 0; Yin <= 0;
                           IncPC <= 0; Read <= 0; AND <= 0;
                           R1in <= 0; R2in <= 0; R3in <= 0; Mdatain <= 32'h00000000;*/
                           {Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout} <= 8'b0;
                           {PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout} <= 8'b0;
                           {MARin, Zin, PCin, MDRin, IRin, Yin, IncPC, Read, AND, Hlin, InPortout, Loin, ZHighin,
Zlowin} <= 13'b0;
                           clear<=0;
                           Mdatain <= 32'h00000000;
                           BAOut <= 0;
                  end
                  sclear: begin
                           clear <= 1;
                           #10 clear <= 0;
                 end
                 s1: begin //t0
                           PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
                           #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
                  end
                 delay: begin
```

```
Read <= 1; MDRin <= 1;
        #10 strobe <= 0;
end
s2: begin //t1
        Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
        #10 Read <= 1; MDRin <= 1;
        #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end
s3: begin //t2
        MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
        #10 IRin <= 1;
        #20 MDRout <= 0; IRin <= 0;
end
s4: begin //t3
        Grb <= 1; BAOut <= 1;
        #10 Yin <= 1; //see the value of the reg to be added
        #10 Grb <= 0; BAOut <= 0; Yin <= 0;
end
s5: begin //t4 see C on the bus
        Cout <= 1; ZHighin <= 1; Zlowin <= 1;
        #10 \text{ op } <= 5'b00011;
        #20 Cout<= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
end
s6: begin //t5
        Zlowout <= 1; Gra <= 1; Rin <= 1;// see the addition result on the bus
        #10 Zlowout <= 0; Gra <= 0; Rin <= 0;
end
s7: begin //t6
        MDRin <= 1; Read <= 1;
        #10 MDRin <= 0; Read <= 0;
end
s8: begin //t7
        Gra <= 1; Rin <= 1; MDRout <= 1; //see the contents of memory on the bus
        #10 Gra <= 0; Rin <= 0; MDRout <= 0;
end
s9: begin
        Read <= 1; RAMout = 1; //read contents just written to RAM onto the bus
        #10 Read <= 0; RAMout = 0;
end
s10: begin
        Mdatain <= 32'd50; //this is our compare value for the branch
        Read <= 1; MDRin <= 1;
        #10 Read <= 0; MDRin <= 0;
end
```

s11 : begin IRin <=

IRin <= {11'b0, 2'b10, 19'b0};//branch if positive MDRout <= 1; //put compare value on the bus #10 MDRout <= 0;//should see a positive branch compare value


end

endcase


end

endmodule


ld R2, 0x95




Id RO, 0x38(R2)



ldi R2, 0x95



Idi RO, 0x38(R2)



2 Store Instructions

Testbench

`timescale 1ns/10ps

module store_tb;

reg PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout, RAMout, CONin; wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R11out, R11out, R12out, R14out, R15out;

reg MARin, Zin, PCin, MDRin, IRin, OutPortin, Yin, IncPC, Read, Write, AND, Hlin, Loin, ZHighin, Zlowin; wire R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in; reg Clock, clear, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, Cout;

wire branchCompare;

wire [3:0] to_decode;

reg [31:0] Mdatain, input_data;

parameter Default = 4'b0000, s1 = 4'b0001, s2 = 4'b0010, s3 = 4'b0011,

s4 = 4'b0100, s5 = 4'b0101, s6 = 4'b0110, s7 = 4'b0111, s8 = 4'b1000, s9 =

4'b1001, s10 = 4'b1010, s11 = 4'b1011, sclear = 4'b1100, delay = 4'b1101, s12 = 4'b1110, s13 = 4'b1111;

reg [3:0] Present_state = Default;

reg [4:0] op;

wire [31:0] BusOut, mdrData, BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,

BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12,

BusMuxInR13, BusMuxInR14, BusMuxInR15,

BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout,

BusMuxInYout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,

ZHighWire, ZLowWire;

```
//wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out,
R13out, R14out, R15out, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in, R11in, R12in, R13in, R14in,
R15in;
         data_path DUT(Clock, clear, Read, Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, CONin,
        input_data,IRin,
        op,
         HIOut, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Yout, RAMout, Cout,
         Hlin, LOin, ZHighin, Zlowin, PCin, MDRin, OutPortin, Yin, MARin, IncPC,
         BusOut, mdrData, ZHighWire, ZLowWire,
         BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,
BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15,
         BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI,
BusMuxInLO, BusMuxInRamout, output_data, irOut,
         branchCompare,
         R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
R14out, R15out,
        R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in,
        to_decode);
initial begin
        Clock = 1;
end
always #5 Clock = ~Clock;
always @(negedge Clock) begin// finite state machine; if clock falling-edge so as to be offset from reg clocking
         case (Present_state)
                 Default: #40 Present_state = sclear;
                 sclear : #40 Present_state = s1;
                 s1:#40 Present_state = s2;
                 s2: #40 Present state = s3;
                 s3: #40 Present_state = s4;
                 s4: #40 Present_state = s5;
                 s5: #40 Present_state = s6;
                          : #40 Present_state = s7;
                 s6
                 s7
                          : #40 Present_state = s8;
                          : #40 Present_state = s9;
                 s9: #40 Present_state = s10;
                 s10: #40 Present_state = s11;
                 s11: #40 Present_state = s12;
                 s12: #40 Present_state = s13;
                 s13: #40 Present state = s7;
         endcase
end
always @(Present_state) begin // do the required job in each state
        case (Present_state) // assert the required signals in each clock cycle
                  Default: begin
                          /*PCout <= 0; Zlowout <= 0; MDRout <= 0; // initialize the signals
                          R2out <= 0; R3out <= 0; MARin <= 0; Zin <= 0;
```

```
PCin <=0; MDRin <= 0; IRin <= 0; Yin <= 0;
                          IncPC <= 0; Read <= 0; AND <= 0;
                          R1in <= 0; R2in <= 0; R3in <= 0; Mdatain <= 32'h00000000;*/
                          {Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout} <= 8'b0;
                          {PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout} <= 8'b0;
                          {MARin, Zin, PCin, MDRin, IRin, Yin, IncPC, Read, AND, Hlin, InPortout, Loin, ZHighin,
Zlowin} <= 13'b0;
                          clear < = 0;
                          Mdatain <= 32'h00000000;
                          BAOut \leq 0;
                 end
                 sclear: begin
                          clear <= 1;
                          #10 clear <= 0;
                 end
                 s1: begin //t0
                          PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
                          #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
                 end
                 s2: begin //t1
                          Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
                          #10 Read <= 1; MDRin <= 1;
                          #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
                 end
                 s3: begin //t2
                          MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
                          #10 IRin <= 1;
                          #20 MDRout <= 0; IRin <= 0;
                 end
                 s4: begin //t3
                          Grb <= 1; BAOut <= 1;
                          #10 Yin <= 1; //see the value of the reg to be added
                          #10 Grb <= 0; BAOut <= 0; Yin <= 0;
                 end
                 s5: begin //t4 see C on the bus
                          Cout <= 1; ZHighin <= 1; Zlowin <= 1;
                          #10 \text{ op } <= 5'b00011;
                          #20 Cout<= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
                 end
                 s6: begin //t5
                          Zlowout <= 1; Gra <= 1; Rin <= 1;// see the addition result on the bus
                          #10 Zlowout <= 0; Gra <= 0; Rin <= 0;
                 end
                 s7: begin //t0
                          PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
```


```
#10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
end
s8: begin //t1
        Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
        #10 Read <= 1; MDRin <= 1;
        #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end
s9: begin //t2
        MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
        #10 IRin <= 1;
        #20 MDRout <= 0; IRin <= 0;
end
s10: begin //t3
        Grb <= 1; BAOut <= 1;
        #10 Yin <= 1; //see the value of the reg to be added
        #10 Grb <= 0; BAOut <= 0; Yin <= 0;
end
s11: begin //t4 see C on the bus
        Cout <= 1; ZHighin <= 1; Zlowin <= 1;
        #10 \text{ op } <= 5'b00011;
        #20 Cout<= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
end
s12: begin //t5
        Zlowout <= 1; MARin <= 1; // see the addition result on the bus
        #10 Zlowout <= 0; MARin <= 0;
end
s13: begin //t6
        MDRin <= 1; Write <= 1; Rout <= 1; Gra <= 1;
        #10 MDRin <= 0; Write <= 0; Rout <= 0; Gra <= 0;
end
```

endcase


end

endmodule

st 0x87, R1



st 0x87(R1), R1



3 ALU Immediate Instructions

Testbench

`timescale 1ns/10ps

module alu_instr_tb;

```
reg PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout, RAMout, CONin; wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R11out, R11out, R12out, R14out, R15out;
```

reg MARin, Zin, PCin, MDRin, IRin, OutPortin, Yin, IncPC, Read, Write, AND, Hlin, Loin, ZHighin, Zlowin; wire R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in; reg Clock, clear, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, Cout; wire branchCompare;

wire [3:0] to_decode;

reg [31:0] Mdatain, input_data;

parameter Default = 4'b0000, s1 = 4'b0001, s2 = 4'b0010, s3 = 4'b0011,

s4 = 4'b0100, s5 = 4'b0101, s6 = 4'b0110, s7 = 4'b0111, s8 = 4'b1000, s9 = 4'b1000

4'b1001, s10 = 4'b1010, s11 = 4'b1011, sclear = 4'b1100, delay = 4'b1101;

reg [3:0] Present_state = Default;

reg [4:0] op;

wire [31:0] BusOut, mdrData, BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,

BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12,

BusMuxInR13, BusMuxInR14, BusMuxInR15,

```
BusMuxInYout,\ BusMuxInHI,\ BusMuxInLO,\ BusMuxInRamout,\ output\_data,\ irOut,
```

```
ZHighWire, ZLowWire;
```

//wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in;

```
data_path DUT(Clock, clear, Read, Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, CONin, input_data,IRin,
```

op,

HIOut, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Yout, RAMout, Cout,

Hlin, LOin, ZHighin, Zlowin, PCin, MDRin, OutPortin, Yin, MARin, IncPC,

BusOut, mdrData, ZHighWire, ZLowWire,

BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7, BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15, BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,

branchCompare,

R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out,

R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in, to_decode);

```
initial begin
```

Clock = 1;

end

always #5 Clock = ~Clock;

endcase

end

always @(negedge Clock) begin// finite state machine; if clock falling-edge so as to be offset from reg clocking case (Present_state)

```
Default: #40 Present_state = sclear;
sclear: #40 Present_state = s1;
s1: #40 Present_state = s2;
s2: #40 Present_state = s3;
s3: #40 Present_state = s4;
s4: #40 Present_state = s5;
s5: #40 Present_state = s6;
s6: #40 Present_state = s1;
s7: #40 Present_state = s8;
s8: #40 Present_state = s1;
s9: #40 Present_state = s1;
s9: #40 Present_state = s10;
s10: #40 Present_state = s11;
```

always @(Present_state) begin // do the required job in each state

case (Present_state) // assert the required signals in each clock cycle

Default: begin

```
/*PCout <= 0; Zlowout <= 0; MDRout <= 0; // initialize the signals R2out <= 0; R3out <= 0; MARin <= 0; Zin <= 0;
```


```
PCin <=0; MDRin <= 0; IRin <= 0; Yin <= 0;
                          IncPC <= 0; Read <= 0; AND <= 0;
                          R1in <= 0; R2in <= 0; R3in <= 0; Mdatain <= 32'h00000000;*/
                          {Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout} <= 8'b0;
                          {PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout} <= 8'b0;
                          {MARin, Zin, PCin, MDRin, IRin, Yin, IncPC, Read, AND, Hlin, InPortout, Loin, ZHighin,
Zlowin} <= 13'b0;
                          clear<=0;
                          Mdatain <= 32'h00000000;
                          BAOut \leq 0;
                 end
                 sclear: begin
                          clear <= 1;
                          #10 clear <= 0;
                 end
                 s1: begin //t0
                          PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
                          #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
                 end
                 delay: begin
                   Read <= 1; MDRin <= 1;
                          #10 strobe <= 0;
                 end
                 s2: begin //t1
                          Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
                          #10 Read <= 1; MDRin <= 1;
                          #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
                 end
                 s3: begin //t2
                          MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
                          #10 IRin <= 1;
                          #20 MDRout <= 0; IRin <= 0;
                 end
                 s4: begin //t3
                          Grb <= 1; BAOut <= 1;
                          #10 Yin <= 1; //see the value of the reg to be added
                          #10 Grb <= 0; BAOut <= 0; Yin <= 0;
                 end
                 s5: begin //t4 see C on the bus
                          Cout <= 1; ZHighin <= 1; Zlowin <= 1;
                          #10 \text{ op } <= 5'b00011;
                          #20 Cout<= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
                 end
                 s6: begin //t5
                          Zlowout <= 1; Gra <= 1; Rin <= 1;// see the addition result on the bus
                          #10 Zlowout <= 0; Gra <= 0; Rin <= 0;
```

```
end
        s7: begin //t6
                 MDRin <= 1; Read <= 1;
                 #10 MDRin <= 0; Read <= 0;
        end
        s8: begin //t7
                 Gra <= 1; Rin <= 1; MDRout <= 1; //see the contents of memory on the bus
                 #10 Gra <= 0; Rin <= 0; MDRout <= 0;
        end
        s9: begin
                 Read <= 1; RAMout = 1; //read contents just written to RAM onto the bus
                 #10 Read <= 0; RAMout = 0;
        end
        s10: begin
                 Mdatain <= 32'd50; //this is our compare value for the branch
                 Read <= 1; MDRin <= 1;
                 #10 Read <= 0; MDRin <= 0;
        end
        s11: begin
                 IRin <= {11'b0, 2'b10, 19'b0};//branch if positive
                 MDRout <= 1; //put compare value on the bus
                 #10 MDRout <= 0;//should see a positive branch compare value
        end
endcase
```


end

endmodule


addi R3, R4,-5



andi R3, R4, 0x53



ori R3, R4, 0x53



4 Branch Instructions

Testbench for Branch Instructions

`timescale 1ns/10ps

module br_tb;

reg PCout, Zhighout, Zlowout, MDRout, HlOut, LOout, InPortout, Yout, RAMout; wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R11out, R11out, R12out, R13out, R15out.

reg MARin, Zin, PCin, MDRin, IRin, OutPortin, Yin, IncPC, Read, Write, AND, Hlin, LOin, ZHighin, Zlowin, CONin;

wire R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in; reg Clock, clear, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, Cout;

wire branchCompare;

wire [3:0] to_decode;

reg [31:0] Mdatain, input_data;

parameter Default = 4'b0000, s1 = 4'b0001, s2 = 4'b0010, s3 = 4'b0011,

s4 = 4'b0100, s5 = 4'b0101, s6 = 4'b0110, s7 = 4'b0111, s8 = 4'b1000, s9 =

4'b1001, s10 = 4'b1010, s11 = 4'b1011, sclear = 4'b1100, s12 = 4'b1101, s13 = 4'b1110, s14 = 4'b1111;

reg [3:0] Present_state = Default;

req [4:0] op;

wire [31:0] BusOut, mdrData, BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,

BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12,

BusMuxInR13, BusMuxInR14, BusMuxInR15,

BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,

ZHighWire, ZLowWire;

//wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in;

data_path DUT(Clock, clear, Read, Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, CONin, input_data,IRin,

op,

HIOut, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Yout, RAMout, Cout,

Hlin, LOin, ZHighin, Zlowin, PCin, MDRin, OutPortin, Yin, MARin, IncPC,

BusOut, mdrData, ZHighWire, ZLowWire,

BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7, BusMuxInR8, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15, BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI,

BusMuxInLO, BusMuxInRamout, output data, irOut,

branchCompare,

R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out,

R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in, to_decode);

integer flag;

initial begin

flag = 0;


```
Clock = 1;
end
always #5 Clock = ~Clock;
always @(negedge Clock) begin// finite state machine; if clock falling-edge so as to be offset from reg clocking
         case (Present_state)
                 Default: #40 Present_state = sclear;
                 sclear : #40 Present_state = s7;
                 s1: #40 Present_state = s2;
                 s2: #40 Present_state = s3;
                 s3: #40 Present_state = s4;
                 s4: #40 Present_state = s5;
                 s5: #40 Present_state = s6;
                          : #40 Present_state = s7;
                 s6
                 s7
                          : #40 Present state = s8;
                          : #40 Present_state = s9;
                 s9: #40 Present_state = s10;
                 s10: #40 Present_state = s11;
                 s11: #40 Present_state = s12;
                 s12: #40 Present_state = s13;
                 s13: #40 Present_state = (flag == 2)? s1: s7;
         endcase
end
always @(Present_state) begin // do the required job in each state
         case (Present_state) // assert the required signals in each clock cycle
                  Default: begin
                           /*PCout <= 0; Zlowout <= 0; MDRout <= 0; // initialize the signals
                           R2out <= 0; R3out <= 0; MARin <= 0; Zin <= 0;
                           PCin <=0; MDRin <= 0; IRin <= 0; Yin <= 0;
                           IncPC <= 0; Read <= 0; AND <= 0;
                           R1in <= 0; R2in <= 0; R3in <= 0; Mdatain <= 32'h00000000;*/
                           {Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout} <= 8'b0;
                           {PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout} <= 8'b0;
                           {MARin, Zin, PCin, MDRin, IRin, Yin, IncPC, Read, AND, Hlin, InPortout, LOin, ZHighin,
Zlowin} <= 13'b0;
                           clear<=0;
                           Mdatain <= 32'h00000000;
                           BAOut \leq 0;
                           CONin <= 0;
                  end
                 sclear: begin
                           clear <= 1;
                           #10 clear <= 0;
                  end
                 s1: begin //t0
                           PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
                           #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
```

```
end
```


```
s2: begin //t1
        Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
        #10 Read <= 1; MDRin <= 1;
        #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end
s3: begin //t2
        MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
        #10 IRin <= 1;
        #20 MDRout <= 0; IRin <= 0;
end
s4: begin //t3
        Grb <= 1; BAOut <= 1;
        #10 Yin <= 1; //see the value of the reg to be added
        #10 Grb <= 0; BAOut <= 0; Yin <= 0;
end
s5: begin //t4 see C on the bus
        Cout <= 1; ZHighin <= 1; Zlowin <= 1;
        #10 op <= 5'b00011;
        #20 Cout <= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
end
s6: begin //t5
        Zlowout <= 1; Gra <= 1; Rin <= 1;// see the addition result on the bus
        #10 Zlowout <= 0; Gra <= 0; Rin <= 0;
end
s7: begin //t0
        flaq <= flaq + 1;
        PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
        #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
end
s8: begin //t1
        Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
        #10 Read <= 1; MDRin <= 1;
        #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end
s9: begin //t2
        MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
        #10 IRin <= 1;
        #20 MDRout <= 0; IRin <= 0;
end
s10: begin //t3
        Gra <= 1; Rout <= 1;
        #10 CONin <= 1;
        #20 Gra <= 0; Rout <= 0; CONin <= 0;
end
```

end module


brzr R5, 14




brnr R5, 14



brpl R5, 14



brmi R5, 14



5 Jump Instructions

Testbench

`timescale 1ns/10ps

module jr_jal_tb;

reg PCout, Zhighout, Zlowout, MDRout, HlOut, LOout, InPortout, Yout, RAMout, CONin; wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R11out, R11out, R12out, R14out, R15out;

reg MARin, Zin, PCin, MDRin, IRin, OutPortin, Yin, IncPC, Read, Write, AND, Hlin, Loin, ZHighin, Zlowin; wire R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in; reg Clock, clear, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, Cout;

wire branchCompare;

wire [3:0] to_decode;

reg [31:0] Mdatain, input_data;

parameter Default = 4'b0000, s1 = 4'b0001, s2 = 4'b0010, s3 = 4'b0011,

s4 = 4'b0100, s5 = 4'b0101, s6 = 4'b0110, s7 = 4'b0111, s8 = 4'b1000, s9 =

4'b1001, s10 = 4'b1010, s11 = 4'b1011, sclear = 4'b1100, s12 = 4'b1101, s13 = 4'b1110, s14 = 4'b1111, s15 = 5'b10000:

reg [4:0] Present_state = Default;

req [4:0] op;

wire [31:0] BusOut, mdrData, BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,

BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12,

BusMuxInR13, BusMuxInR14, BusMuxInR15,

BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,

ZHighWire, ZLowWire;

//wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in;

```
data_path DUT(Clock, clear, Read, Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, CONin,
        input_data,IRin,
        HIOut, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Yout, RAMout, Cout,
         Hlin, LOin, ZHighin, Zlowin, PCin, MDRin, OutPortin, Yin, MARin, IncPC,
         BusOut, mdrData, ZHighWire, ZLowWire,
         BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,
BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15,
         BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI,
BusMuxInLO, BusMuxInRamout, output_data, irOut,
         branchCompare,
         R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
R14out, R15out,
         R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in,
         to_decode);
reg flag;
initial begin
        flaq = 0;
        Clock = 1;
end
always #5 Clock = ~Clock;
always @(negedge Clock) begin// finite state machine; if clock falling-edge so as to be offset from reg clocking
        case (Present_state)
                 Default: #40 Present_state = sclear;
                 sclear : #40 Present_state = s1;
                 s1:#40 Present_state = s2;
                 s2: #40 Present_state = s3;
                 s3: #40 Present_state = s4;
                 s4: #40 Present_state = s5;
                 s5: #40 Present state = s6;
                          : #40 Present_state = flag ? s11 : s7;
                 s7
                          : #40 Present_state = s8;
                 s8
                          : #40 Present_state = s9;
                 s9: #40 Present_state = s10;
                 s10: #40 Present_state = s1;
                          : #40 Present_state = s12;
                 s12 : #40 Present_state = s13;
                 s13: #40 Present_state = s15;
                 s15: #40 Present_state = s14;
                 s14: #40 Present_state = s1;
         endcase
end
always @(Present_state) begin // do the required job in each state
        case (Present_state) // assert the required signals in each clock cycle
                  Default: begin
                          /*PCout <= 0; Zlowout <= 0; MDRout <= 0; // initialize the signals
                          R2out <= 0; R3out <= 0; MARin <= 0; Zin <= 0;
                          PCin <=0; MDRin <= 0; IRin <= 0; Yin <= 0;
```

```
IncPC <= 0; Read <= 0; AND <= 0;
                          R1in <= 0; R2in <= 0; R3in <= 0; Mdatain <= 32'h00000000;*/
                          {Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout} <= 8'b0;
                          {PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout} <= 8'b0;
                          {MARin, Zin, PCin, MDRin, IRin, Yin, IncPC, Read, AND, Hlin, InPortout, Loin, ZHighin,
Zlowin} <= 13'b0;
                          clear<=0;
                          Mdatain <= 32'h00000000;
                          BAOut <= 0;
                 end
                 sclear : begin
                          clear <= 1;
                          #10 clear <= 0;
                 end
                 s1: begin //t0
                          PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
                          #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
                 end
                 s2: begin //t1
                          Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
                          #10 Read <= 1; MDRin <= 1;
                          #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
                 end
                 s3: begin //t2
                          MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
                          #10 IRin <= 1;
                          #20 MDRout <= 0; IRin <= 0;
                 end
                 s4: begin //t3
                          Grb <= 1; BAOut <= 1;
                          #10 Yin <= 1; //see the value of the reg to be added
                          #10 Grb <= 0; BAOut <= 0; Yin <= 0;
                 end
                 s5: begin //t4 see C on the bus
                          Cout <= 1; ZHighin <= 1; Zlowin <= 1;
                          #10 \text{ op } <= 5'b00011;
                          #20 Cout <= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
                 end
                 s6: begin //t5
                          Zlowout <= 1; Gra <= 1; Rin <= 1;// see the addition result on the bus
                          #10 Zlowout <= 0; Gra <= 0; Rin <= 0;
                 end
                 s7: begin //t0
                          PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
                          #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
```

```
end
s8: begin //t1
        Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
        #10 Read <= 1; MDRin <= 1;
        #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end
s9: begin //t2
        MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
        #10 IRin <= 1;
        #20 MDRout <= 0; IRin <= 0;
end
s10: begin //t3
        Gra <= 1; Rout <= 1; PCin <= 1;
        #20 Gra <= 0; Rout <= 0; PCin <= 0;
end
s11: begin //t0
        flag \leq 0;
        PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
        #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
end
s12: begin //t1
        Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
        #10 Read <= 1; MDRin <= 1; Rin <= 1;
        #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0; Rin <= 0;
end
s13: begin //t2
        MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
        #10 IRin <= 1;
        #20 MDRout <= 0; IRin <= 0;
end
s15: begin
        #10 PCout <= 1;
```

endcase

end

end

s14: begin //t3


#20 PCout <= 0;

Gra <= 1; Rout <= 1; PCin <= 1; #20 Gra <= 0; Rout <= 0; PCin <= 0;


end

endmodule

jr R6



ial R6



6 Special Instructions

Testbench

```
`timescale 1ns/10ps
```

```
module mfhi_mflo_tb;
```

reg PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout, RAMout, CONin; wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R14out, R15out;

reg MARin, Zin, PCin, MDRin, IRin, OutPortin, Yin, IncPC, Read, Write, AND, Hlin, LOin, ZHighin, Zlowin; wire R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in; reg Clock, clear, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, Cout;

wire branchCompare;

wire [3:0] to_decode;

reg [31:0] Mdatain, input_data;

parameter Default = 4'b0000, s1 = 4'b0001, s2 = 4'b0010, s3 = 4'b0011,

s4 = 4'b0100, s5 = 4'b0101, s6 = 4'b0110, s7 = 4'b0111, s8 = 4'b1000, s9 =

4'b1001, s10 = 4'b1010, s11 = 4'b1011, sclear = 4'b1100, s12 = 4'b1101, s13 = 4'b1110, s14 = 4'b1111;

reg [3:0] Present_state = Default;

reg [4:0] op;

wire [31:0] BusOut, mdrData, BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,

BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12,

BusMuxInR13, BusMuxInR14, BusMuxInR15,

BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,

ZHighWire, ZLowWire;

//wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in;

data_path DUT(Clock, clear, Read, Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, CONin, input_data,IRin,

op,

HIOut, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Yout, RAMout, Cout,

Hlin, LOin, ZHighin, Zlowin, PCin, MDRin, OutPortin, Yin, MARin, IncPC,

BusOut, mdrData, ZHighWire, ZLowWire,

BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7, BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15, BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI,

BusMuxInLO, BusMuxInRamout, output_data, irOut,

branchCompare,

R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out,R8out, R9out, R10out, R11out, R12out, R13out, R14out. R15out.

R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in, to decode);

reg flag;

initial begin

flag = 0;

Clock = 1;

end

```
always #5 Clock = ~Clock;
```


```
always @(negedge Clock) begin// finite state machine; if clock falling-edge so as to be offset from reg clocking
         case (Present_state)
                 Default: #40 Present state = sclear;
                 sclear: #40 Present_state = s1;
                 s1: #40 Present_state = s2;
                 s2: #40 Present_state = s3;
                 s3: #40 Present_state = s4;
                 s4: #40 Present_state = s5;
                 s5: #40 Present_state = s6;
                          : #40 Present_state = s7;
                 s7
                          : #40 Present_state = s8;
                  s8
                          : #40 Present_state = s9;
                 s9: #40 Present_state = s10;
                 s10: #40 Present state = s1;
                          : #40 Present_state = s12;
                 s12 : #40 Present_state = s13;
                 s13: #40 Present_state = s14;
                 s14: #40 Present_state = s1;
         endcase
end
always @(Present_state) begin // do the required job in each state
         case (Present_state) // assert the required signals in each clock cycle
                  Default: begin
                           /*PCout <= 0; Zlowout <= 0; MDRout <= 0; // initialize the signals
                           R2out <= 0; R3out <= 0; MARin <= 0; Zin <= 0;
                           PCin <=0; MDRin <= 0; IRin <= 0; Yin <= 0;
                           IncPC <= 0; Read <= 0; AND <= 0;
                           R1in <= 0; R2in <= 0; R3in <= 0; Mdatain <= 32'h00000000;*/
                           {Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout} <= 8'b0;
                           {PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout} <= 8'b0;
                           {MARin, Zin, PCin, MDRin, IRin, Yin, IncPC, Read, AND, Hlin, InPortout, LOin, ZHighin,
Zlowin} <= 13'b0;
                           clear<=0;
                           Mdatain <= 32'h00000000;
                           BAOut \leq 0;
                  end
                  sclear: begin
                           clear <= 1;
                           #10 clear <= 0;
                  end
                 s1: begin //t0
                           PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
                           #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
                 end
                 s2: begin //t1
                           Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
```

```
#10 Read <= 1; MDRin <= 1;
        #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end
s3: begin //t2
        MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
        #10 IRin <= 1;
        #20 MDRout <= 0; IRin <= 0;
end
s4: begin //t3
        Grb <= 1; BAOut <= 1;
        #10 Yin <= 1; //see the value of the reg to be added
        #10 Grb <= 0; BAOut <= 0; Yin <= 0;
end
s5: begin //t4 see C on the bus
        Cout <= 1; ZHighin <= 1; Zlowin <= 1;
        #10 op <= 5'b00011;
        #20 Cout<= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
end
s6: begin //t5
        if(flag == 0) Hlin <= 1;
        else LOin <= 1;
        Zlowout <= 1; Gra <= 1; Rin <= 1;// see the addition result on the bus
        #10 Zlowout <= 0; Gra <= 0; Rin <= 0; Hlin <= 0; LOin <= 0;
end
s7: begin //t0
        PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
        #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
end
s8: begin //t1
        Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
        #10 Read <= 1; MDRin <= 1;
        #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end
s9: begin //t2
        MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
        #10 IRin <= 1;
        #20 MDRout <= 0; IRin <= 0;
end
s10: begin //t3
        if (flag == 0) HIOut <= 1;
        else LOout <= 1;
        Gra <= 1; Rin <= 1;
        #20 Gra <= 0; Rin <= 0; HIOut <= 0; LOout <= 0;
        flaq = 1;
end
```


end

endmodule

mfhi R6



mflo R7



7 Input/Output Instructions

Testbench

`timescale 1ns/10ps

module in_out_tb;

reg PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout, RAMout, CONin; wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R14out, R15out;

reg MARin, Zin, PCin, MDRin, IRin, OutPortin, Yin, IncPC, Read, Write, AND, Hlin, Loin, ZHighin, Zlowin; wire R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in; reg Clock, clear, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, Cout; wire branchCompare; wire [3:0] to_decode; reg [31:0] Mdatain, input_data; parameter Default = 4'b0000, s1 = 4'b0001, s2 = 4'b0010, s3 = 4'b0011,

```
s4 = 4'b0100, s5 = 4'b0101, s6 = 4'b0110, s7 = 4'b0111, s8 = 4'b1000, s9 =
4'b1001, s10 = 4'b1010, s11 = 4'b1011, sclear = 4'b1100, s12 = 4'b1101, s13 = 4'b1110, s14 = 4'b1111;
        reg [3:0] Present_state = Default;
        reg [4:0] op;
        wire [31:0] BusOut, mdrData, BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4,
BusMuxInR5, BusMuxInR6, BusMuxInR7,
                                           BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12,
BusMuxInR13, BusMuxInR14, BusMuxInR15,
                                            BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout,
BusMuxInYout, BusMuxInHI, BusMuxInLO, BusMuxInRamout, output_data, irOut,
                                           ZHighWire, ZLowWire;
        //wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out,
R13out, R14out, R15out, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in, R11in, R12in, R13in, R14in,
R15in;
        data_path DUT(Clock, clear, Read, Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout, CONin,
        input_data,IRin,
        op,
        HIOut, LOout, Zhighout, Zlowout, PCout, MDRout, InPortout, Yout, RAMout, Cout,
        Hlin, LOin, ZHighin, Zlowin, PCin, MDRin, OutPortin, Yin, MARin, IncPC,
        BusOut, mdrData, ZHighWire, ZLowWire,
        BusMuxInR0, BusMuxInR1, BusMuxInR2, BusMuxInR3, BusMuxInR4, BusMuxInR5, BusMuxInR6, BusMuxInR7,
BusMuxInR8, BusMuxInR9, BusMuxInR10, BusMuxInR11, BusMuxInR12, BusMuxInR13, BusMuxInR14, BusMuxInR15,
        BusMuxInZhigh, BusMuxInZlow, BusMuxInPCout, BusMuxInInPortout, BusMuxInYout, BusMuxInHI,
BusMuxInLO, BusMuxInRamout, output_data, irOut,
        branchCompare,
        R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out,
R14out, R15out,
        R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in,R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in,
        to_decode);
initial begin
        Clock = 1;
end
always #5 Clock = ~Clock;
always @(negedge Clock) begin// finite state machine; if clock falling-edge so as to be offset from reg clocking
        case (Present_state)
                 Default: #40 Present_state = sclear;
                 sclear : #40 Present_state = s1;
                 s1:#40 Present_state = s2;
                 s2:#40 Present state = s3;
                 s3: #40 Present_state = s4;
                 s4: #40 Present_state = s5;
                 s5: #40 Present_state = s6;
                          : #40 Present_state = s7;
                 s6
                 s7
                          : #40 Present_state = s8;
                          : #40 Present_state = s9;
                 s9: #40 Present_state = s10;
                 s10: #40 Present_state = s11;
```

```
s11
                          : #40 Present_state = s12;
                 s12: #40 Present_state = s13;
                 s13 : #40 Present_state = s14;
        endcase
end
always @(Present_state) begin // do the required job in each state
        case (Present_state) // assert the required signals in each clock cycle
                 Default: begin
                          /*PCout <= 0; Zlowout <= 0; MDRout <= 0; // initialize the signals
                          R2out <= 0; R3out <= 0; MARin <= 0; Zin <= 0;
                          PCin <=0; MDRin <= 0; IRin <= 0; Yin <= 0;
                          IncPC <= 0; Read <= 0; AND <= 0;
                          R1in <= 0; R2in <= 0; R3in <= 0; Mdatain <= 32'h00000000;*/
                          {Write, strobe, BAOut, Gra, Grb, Grc, Rin, Rout} <= 8'b0;
                          {PCout, Zhighout, Zlowout, MDRout, HIOut, LOout, InPortout, Yout} <= 8'b0;
                          {MARin, Zin, PCin, MDRin, IRin, Yin, IncPC, Read, AND, Hlin, InPortout, Loin, ZHighin,
Zlowin\} <= 13'b0;
                          clear<=0:
                          Mdatain <= 32'h00000000;
                          BAOut \leq 0;
                 end
                 sclear: begin
                          clear \leq 1;
                          #10 clear <= 0;
                 end
                 s1: begin //t0
                          PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
                          #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
                 end
                 s2: begin //t1
                          Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
                          #10 Read <= 1; MDRin <= 1;
                          #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
                 end
                 s3: begin //t2
                          MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
                          #10 IRin <= 1;
                          #20 MDRout <= 0; IRin <= 0;
                 end
                 s4: begin //t3
                          Grb <= 1; BAOut <= 1;
                          #10 Yin <= 1; //see the value of the reg to be added
                          #10 Grb <= 0; BAOut <= 0; Yin <= 0;
                 end
                 s5: begin //t4 see C on the bus
                          Cout <= 1; ZHighin <= 1; Zlowin <= 1;
                          #10 op <= 5'b00011;
```


```
#20 Cout <= 0; op <= 5'b00000; ZHighin <= 0; Zlowin <= 0;
end
s6: begin //t5
        Zlowout <= 1; Gra <= 1; Rin <= 1;// see the addition result on the bus
        #10 Zlowout <= 0; Gra <= 0; Rin <= 0;
end
s7: begin //t0
        PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
        #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
end
s8: begin //t1
        Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
        #10 Read <= 1; MDRin <= 1;
        #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end
s9: begin //t2
        MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
        #10 IRin <= 1;
        #20 MDRout <= 0; IRin <= 0;
end
s10: begin //t3
        Gra <= 1; Rout <= 1; OutPortin <= 1;
        #20 Gra <= 0; Rout <= 0; OutPortin <= 0;
end
s11: begin //t0
        PCout <= 1; MARin <= 1; IncPC <= 1; ZHighin <= 1; Zlowin <= 1; //see the PC on the bus
        #10 PCout <= 0; MARin <= 0; IncPC <= 0; ZHighin <= 0; Zlowin <= 0;
end
s12: begin //t1
        Zhighout <= 0; Zlowout <= 1; PCin <= 1; //see the value of PC plus one on the bus
        #10 Read <= 1; MDRin <= 1;
        #20 Zhighout <= 0; Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
end
s13: begin //t2
        MDRout <= 1; Read <= 0; MDRin <= 0; //the the instruction on the bus
        #10 IRin <= 1;
        #20 MDRout <= 0; IRin <= 0;
end
s14: begin //t3
        input_data <= 32'habba;
        strobe \leq 1;
        #5 strobe <= 0; Gra <= 1; Rin <= 1; InPortout <= 1;
        #20 Gra <= 1; Rin <= 1; InPortout <= 0;
end
```

endcase

end

endmodule

out R3



in R4

