



HDL Lab 2017 Report

Group 6

August 4, 2017

Contents

1	Introduction	2
2	Implementation	3
2.1	Design	3
2.2	RTL Verification	3
2.3	Synthesis	3
2.4	GL Verification	3
2.5	We can go crazy here!!!!	3
3	Evaluation	4
A	Timing report	5
B	Resource report	5
C	Area report	5
D	Power report	5



Prof. Dr.-Ing. Hofmann
Integrated Electronic Systems Lab
Merckstr. 25, D-64283 Darmstadt



TECHNISCHE
UNIVERSITÄT
DARMSTADT

1 Introduction



2 Implementation

2.1 Design

2.2 RTL Verification

2.3 Synthesis

2.4 GL Verification

2.5 We can go crazy here!!!!



Prof. Dr.-Ing. Hofmann
Integrated Electronic Systems Lab
Merckstr. 25, D-64283 Darmstadt



TECHNISCHE
UNIVERSITÄT
DARMSTADT

3 Evaluation



- A** Timing report
- B** Resource report
- C** Area report
- D** Power report

References

- [1] *ARM Architecture Reference Manual.*
- [2] *GCC Online Documentation.*
- [3] *Modelsim SE Tutorial.*
- [4] *Thumb® 16-bit Instruction Set Quick Reference Card.*