Julian Kemmerer ECEC 414 Simulation Project Introduction to gem5

Cache Experiment

Experiment Chosen: Keep number of processors fixed at 4, block size fixed at 64B and vary L1 cache

capacity: 16KB, 32KB, 64KB

Benchmarks Used: FFT, WaterSpatial

Results:

		FFT				WaterSpatial			
					Harmonic				Harmonic
L1 Cache		L1 Cache	L2 Bus	Execution	Mean	L1 Cache	L2 Bus	Execution	Mean
Size (KB)		Avg Miss Rate	Traffic (Trans/Proc)	Cycles	IPC	Avg Miss Rate	Traffic (Trans/Proc)	Cycles	IPC
	16	0.04713	63754.25	28594813	2.0314	0.00813	250241.5	225482432	2.6020
	32	0.04598	61257.5	28501404	2.0406	0.00506	162422.5	223032033	2.6296
	64	0.04569	60286.5	28446048	2.0465	0.00323	89644.75	220334496	2.6599

The following parameters have the specified behavior as L1 cache size is increased:

Miss rate: decreasesL2 bus traffic: decreasesExecution cycles: decreases

• IPC: increases

Result Explanations:


• Miss rate: decreases

- o Since more data can be stored in the L1 cache, it is more likely that the data requested will already be present in the cache → decreasing L1 miss rate.
- L2 bus traffic: decreases
 - Since more data is being found in the L1 cache, less requests to the L2 cache are made → L2 bus traffic decreases.
- Execution cycles: decreases
 - Since extra cycles do not need to be 'spent' accessing L2 or main memory (due to larger L1) the number of total execution cycles decreases.
- IPC: increases
 - When more memory operations can be completed through L1 cache, on average it takes less cycles to complete a single instruction → larger IPC.


Workload Analysis:

- Miss rate: decreases
 - WaterSpatial shows a sharper decrease in miss rate as the L1 becomes larger. This would indicate that the cache configuration for L1 is such that WaterSpatial benefits more than FFT (i.e. WaterSpatial likely has higher temporal and spacial data locality throughout the code)
- L2 bus traffic: decreases
 - Again, WaterSpatial shows a sharper decrease in L2 bus traffic. This can be directly correlated to the decrease in L1 misses as described above.
- Execution cycles: decreases
 - Both FFT and WaterSpatial have approximately equal decreases in execution cycles (as a
 percentage of the original number of cycles). This would indicate that both benchmarks
 have an approximately equal percentage of instructions that benefit from larger L1 cache
 sizes.
- IPC: increases
 - WaterSpatial shows a larger increase in IPC, this can be directly correlated to the lower miss rate in the L1 cache as described above.


L1 Cache Size vs. IPC




L1 Cache Size vs. IPC




L1 Cache Size vs. L1 Miss Rate




L1 Cache Size vs. L1 Miss Rate




L1 Cache Size vs. L2 Bus Traffic



L1 Cache Size vs. L2 Bus Traffic



L1 Cache Size vs. Execution Cycles



L1 Cache Size vs. Execution Cycles

