

	8	7	6	5	4	3	2	1	
						·			
Е	COVER PAGE					PAGE 1		E	
	HIERARCHY .					PAGE 2			
	TOP SCHEMAT	CIC & RADIO, TANK, TRIGGERS, PMTS,	GPS, POWER CONNECTORS			PAGE 3			
	DDR2_FPGA : ZYNQ FPGA, LP-DDR2 MEMORY, STORAGE MEMORY & WATCHDOG								
		QSPI, JTAG,RESET,CLOCK, WATCH	HDOG, UART USB INTERFACE, FLASH MI	EMORY SLOW-CONTROL I2C, SYS UART,	VCO SPI, FPGA BANK 0 & 500	PAGE 23			
		— LP-DDR2, RADIO RS232 INTERFACE, FPGA BANK 501 & 502							
D		FPGA BANK 13, 33, 34 & 35				PAGE 25			
	— FR	FRONT END							
		3X TWIN ADCS TYPE 1, 1X TWIN	ADCS TYPE 2 & 1X TWIN ADCS TYPE 3	3		PAGE 14			
		TWIN ADCS TYPE 1				PAGE 18, 19 & 20			
		TWIN ADCS TYPE 2				PAGE 17			
	TWIN ADCS TYPE 3								
		VOLTAGE REFERENCES							
С	ET	THERNET_USB-OTG				PAGE 4		C	
	CI	CLOCK_GENERATOR							
	- SI	— SLOW_CONTROL : SLOW-CONTROL SYSTEM , PMTS, RADIO & TANK CONNECTORS							
		— SLOW_CONTROL, MICRO-CONTROLI	LER			PAGE 12			
		SLOW_CONTROL, ANALOG LEVELS				PAGE 25 PAGE 14 PAGE 18, 19 & 20 PAGE 17 PAGE 16 PAGE 15 PAGE 4 PAGE 4 PAGE 6 PAGE 13 PAGE 13 PAGE 13 PAGE 5 & 26 PAGE 9 PAGE 10			
	LE	- LED_CONTROLLER							
D		— MAIN SCHEMATIC							
В		SPARE COMPONENTS							
	EX	T_CONNECTORS							
	— UA	ART_USB : RS232 / USB INTERFACE				PAGE 5 & 26			
	— PC	OWER_UUB							
		PROTECTION, RADIO & PMTS 12V	V			PAGE 9			
		1.2V, 1.8V, 3.3V, +3.3V & -3	3.3V			PAGE 10			
А		SLOW-CTRL 3.3V, 1V AND 5V							
	— ES	— ESD_8 PAGE 27, 28 & 29							
	ES	D_12				PAGE 30, 31 & 32			
	REF: /CAO-PROJETS/SPB16X/LAGORIO/AUGER/SDEU/IE00/								
					F-1	LPSC			
					35,	8026 GRENOBLE CEDEX 33 (0)4.76.28.41.65	TOP	SCHEMATIC	
				-		2	HIERA	RCHY VIEWER	



























































