

Mobile LPDDR2 SDRAM

MT42L256M16D1, MT42L128M32D1, MT42L256M32D2, MT42L128M64D2, MT42L512M32D4, MT42L192M64D3, MT42L256M64D4, MT42L384M32D3

Features

- Ultra low-voltage core and I/O power supplies
 - $-V_{DD2} = 1.14-1.30V$
 - $-V_{DDCA}/V_{DDQ} = 1.14-1.30V$
 - $-V_{DD1} = 1.70 1.95V$
- · Clock frequency range
 - 533-10 MHz (data rate range: 1066-20 Mb/s/pin)
- Four-bit prefetch DDR architecture
- Eight internal banks for concurrent operation
- Multiplexed, double data rate, command/address inputs; commands entered on every CK edge
- Bidirectional/differential data strobe per byte of data (DQS/DQS#)
- Programmable READ and WRITE latencies (RL/WL)
- Programmable burst lengths: 4, 8, or 16
- Per-bank refresh for concurrent operation
- On-chip temperature sensor to control self refresh rate
- Partial-array self refresh (PASR)
- Deep power-down mode (DPD)
- Selectable output drive strength (DS)
- Clock stop capability
- · RoHS-compliant, "green" packaging

Table 1: Key Timing Parameters

Speed Grade	Clock Rate (MHz)	Data Rate (Mb/s/pin)	RL	WL	tRCD/tRP1
-18	533	1066	8	4	Typical
-25	400	800	6	3	Typical
-3	333	667	5	2	Typical

Options	Marking
• V _{DD2} : 1.2V	L
Configuration	
 32 Meg x 16 x 8 banks x 1 die 	256M16
 16 Meg x 32 x 8 banks x 1 die 	128M32
 16 Meg x 32 x 8 banks x 2 die 	256M32
- 1 (16 Meg x 32 x 8 banks) + 2 (32	384M32
Meg x 16 x 8 banks)	
 32 Meg x 16 x 8 banks x 4 die 	512M32
 16 Meg x 32 x 8 banks x 2 die 	128M64
 16 Meg x 32 x 8 banks x 3 die 	192M64
 16 Meg x 32 x 8 banks x 4 die 	256M64
 Device type 	
 LPDDR2-S4, 1 die in package 	D1
 LPDDR2-S4, 2 die in package 	D2
 LPDDR2-S4, 3 die in package 	D3
 LPDDR2-S4, 4 die in package 	D4
 FBGA "green" package 	
 134-ball FBGA (10mm x 	GU, GV
11.5mm)	
 168-ball FBGA (12mm x 12mm) 	LF, LG
 216-ball FBGA (12mm x 12mm) 	LH, LK, LL, LM,
	LP
 220-ball FBGA (14mm x 14mm) 	LD, MP
 240-ball FBGA (14mm x 14mm) 	MC
 253-ball FBGA (11mm x 11mm) 	EU, EV
 Timing – cycle time 	
- 1.875ns @ RL = 8	-18
-2.5ns @ RL = 6	-25
-3.0ns @ RL = 5	-3
 Operating temperature range 	
- From -30 °C to $+85$ °C	WT
- From -40 °C to $+105$ °C	AT
 Revision 	:A

Note: 1. For Fast ^tRCD/^tRP, contact factory.



Table 2: Single Channel S4 Configuration Addressing

Architecture		256 Meg x 16	128 Meg x 32	256 Meg x 32	384 Meg x 32	512 Meg x 32
Die configuration	CS0#	32 Meg x 16 x 8 banks	16 Meg x 32 x 8 banks	16 Meg x 32 x 8 banks	16 Meg x 32 x 8 banks	32 Meg x 16 x 8 banks
	CS1#	n/a	n/a	16 Meg x 32 x 8 banks	32 Meg x 32 x 8 banks	32 Meg x 16 x 8 banks
Row addressing		16K (A[13:0])				
Column	CS0#	2K (A[10:0])	1K (A[9:0])	1K (A[9:0])	1K (A[9:0])	2K (A[10:0])
addressing	CS1#	n/a	n/a	1K (A[9:0])	2K (A[10:0])	2K (A[10:0])
Number of die		1	1	2	3	4
Die per rank	CS0#	1	1	1	1	2
	CS1#	0	0	1	2	2
Ranks per channel ¹		1	1	2	2	2

Note: 1. A channel is a complete LPDRAM interface, including command/address and data pins.


Table 3: Dual Channel S4 Configuration Addressing

Architecture		128 Meg x 64	192 Meg x 64	256 Meg x 64	
Die configuration		16 Meg x 32 x 8 banks	16 Meg x 32 x 8 banks	16 Meg x 32 x 8 banks	
Row addressing		16K (A[13:0])	16K (A[13:0])	16K (A[13:0])	
Column addressing CS0#		1K (A[9:0])	1K (A[9:0])	1K (A[9:0])	
	CS1#	n/a	1K (A[9:0])	1K (A[9:0])	
Number of die		2	3	4	
Die per rank	CS0#	1	1	1	
	CS1#	0	1 = Channel A 0 = Channel B	1	
Ranks per channel ¹	Channel A	1	2	2	
	Channel B	1	1	2	

Note: 1. A channel is a complete LPDRAM interface, including command/address and data pins.



Figure 1: 4Gb LPDDR2 Part Numbering



FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at www.micron.com/decoder.

Table 4: Package Codes and Descriptions

Package Code	Ball Count	# Ranks	# Channels	Size (mm)	Die per Package	Solder Ball Composition
GU	134	1	1	10 x 11.5 x 0.7, 0.65 pitch	SDP	LF35 (w/OSP)
GV	134	2	1	10 x 11.5 x 0.85, 0.65 pitch	DDP	LF35 (w/OSP)
LF	168	1	1	12 x 12 x 0.75, 0.5 pitch	SDP	SAC305
LG	168	2	1	12 x 12 x 0.8, 0.5 pitch	DDP	SAC305
LH	216	1	1 (Chan B only)	12 x 12 x 0.65, 0.4 pitch	SDP	SAC305
LL	216	1	2	12 x 12 x 0.8, 0.4 pitch	DDP	SAC305
LM	216	2	2	12 x 12 x 1.0, 0.4 pitch	QDP	SAC305
LK	216	2	1 (Chan B only)	12 x 12 x 0.8, 0.4 pitch	DDP	SAC305
LP	216	2	1 (Chan B only)	12 x 12 x 0.82, 0.4 pitch	3DP	SAC305
MP	220	1	2	14 x 14 x 0.8, 0.5 pitch	DDP	SAC305
LD	220	2	2	14 x 14 x 1.0, 0.5 pitch	QDP	SAC305
MC	240	1	2	14 x 14 x 0.8, 0.5 pitch	DDP	SAC305
EU	253	1	2	11 x 11 x 0.9, 0.5 pitch	DDP	LF35 (w/OSP)
EV	253	2	2	11 x 11 x 1.2, 0.5 pitch	QDP	LF35 (w/OSP)

Notes: 1. SDP = single-die package, DDP = dual-die package, 3DP = triple-die package, QDP = quad-die package

2. Solder ball material: LF35 with Cu OSP ball pads (98.25% Sn, 1.2% Ag, 0.5% Cu, 0.05% Ni),



SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).



Contents

General Description	12
General Notes	
I _{DD} Specifications	
Package Block Diagrams	
Package Dimensions	
Ball Assignments and Descriptions	
Functional Description	
Power-Up	
Initialization After RESET (Without Voltage Ramp)	
Power-Off	
Uncontrolled Power-Off	
Mode Register Definition	
Mode Register Assignments and Definitions	
ACTIVATE Command	
8-Bank Device Operation	
Read and Write Access Modes	
Burst READ Command	
READs Interrupted by a READ	
1 2	
Burst WRITE Command	
BURST TERMINATE Command	
Write Data Mask	
PRECHARGE Command	
READ Burst Followed by PRECHARGE	
WRITE Burst Followed by PRECHARGE	
Auto Precharge	
READ Burst with Auto Precharge	
WRITE Burst with Auto Precharge	
REFRESH Command	
REFRESH Requirements	
SELF REFRESH Operation	
Partial-Array Self Refresh – Bank Masking	
Partial-Array Self Refresh – Segment Masking	
MODE REGISTER READ	
Temperature Sensor	
DQ Calibration	
MODE REGISTER WRITE Command	
MRW RESET Command	
MRW ZQ Calibration Commands	
ZQ External Resistor Value, Tolerance, and Capacitive Loading	101
Power-Down	101
Deep Power-Down	108
Input Clock Frequency Changes and Stop Events	109
Input Clock Frequency Changes and Clock Stop with CKE LOW	109
Input Clock Frequency Changes and Clock Stop with CKE HIGH	110
NO OPERATION Command	
Simplified Bus Interface State Diagram	
Truth Tables	
Electrical Specifications	
Absolute Maximum Ratings	



Input/Output Capacitance	
Electrical Specifications – I _{DD} Specifications and Conditions	121
AC and DC Operating Conditions	124
AC and DC Logic Input Measurement Levels for Single-Ended Signals	127
V _{REF} Tolerances	
Input Signal	
AC and DC Logic Input Measurement Levels for Differential Signals	
Single-Ended Requirements for Differential Signals	
Differential Input Crosspoint Voltage	
Input Slew Rate	134
Output Characteristics and Operating Conditions	135
Single-Ended Output Slew Rate	136
Differential Output Slew Rate	
HSUL_12 Driver Output Timing Reference Load	
Output Driver Impedance	
Output Driver Impedance Characteristics with ZQ Calibration	
Output Driver Temperature and Voltage Sensitivity	
Output Impedance Characteristics Without ZQ Calibration	
Clock Specification	
^t CK(abs), ^t CH(abs), and ^t CL(abs)	
Clock Period Jitter	
Clock Period Jitter Effects on Core Timing Parameters	147
Cycle Time Derating for Core Timing Parameters	
Clock Cycle Derating for Core Timing Parameters	
Clock Jitter Effects on Command/Address Timing Parameters	
Clock Jitter Effects on READ Timing Parameters	
Clock Jitter Effects on WRITE Timing Parameters	
Refresh Requirements	150
AC Timing	151
CA and CS# Setup, Hold, and Derating	157
Data Setup, Hold, and Slew Rate Derating	164
Revision History	171
Rev. O – 08/13	171
Rev. N – 05/13	171
Rev. M – 10/12	171
Rev. L – 08/12	171
Rev. K – 07/12	171
Rev. J – 07/12	171
Rev. I – 05/12	171
Rev. H – 04/12	171
Rev. G – 04/12	172
Rev. F – 03/12	172
Rev. E – 02/12	172
Rev. D – 12/11	172
Rev. C – 12/11	172
Rev. B – 05/11	172
Doy A 02/11	172



List of Figures

Figure 1:	4Gb LPDDR2 Part Numbering	. 3
Figure 2:	V _{DD1} Typical Self Refresh Current vs. Temperature	17
Figure 3:	V _{DD2} Typical Self Refresh Current vs. Temperature	17
	Single Rank, Single Channel Package Block Diagram	
Figure 5:	Dual Rank, Single Channel Package Block Diagram	18
Figure 6:	Dual Rank, Single Channel (3 Die) Package Block Diagram	19
	Single Rank, Dual Channel Package Block Diagram	
	Dual Rank, Dual Channel Package Block Diagram	
Figure 9:	Dual Rank, Dual Channel (3 Die) Package Block Diagram	22
Figure 10:	Dual Rank, Single Channel (4 Die) Package Block Diagram	23
Figure 11:	134-Ball FBGA – 10mm x 11.5mm Single-Die (Package Code GU)	24
Figure 12:	134-Ball FBGA – 10mm x 11.5mm Dual-Die (Package Code GV)	25
	168-Ball FBGA – 12mm x 12mm Single-Die (Package Code LF)	
	168-Ball FBGA – 12mm x 12mm Dual-Die (Package Code LG)	
	216-Ball FBGA – 12mm x 12mm (Package Codes LK, LL)	
	216-Ball FBGA – 12mm x 12mm (Package Code LM)	
	216-Ball FBGA – 12mm x 12mm (Package Code LH)	
	216-Ball FBGA – 12mm x 12mm (Package Code LP)	
	220-Ball FBGA – 14mm x 14mm Dual-Die (Package Code MP)	
	220-Ball FBGA – 14mm x 14mm Quad-Die (Package Code LD)	
	240-Ball FBGA – 14mm x 14mm Dual-Die (Package Code MC)	
	253-Ball FBGA – 11mm x 11mm Dual-Die (Package Code EU)	
	253-Ball FBGA – 11mm x 11mm Quad-Die (Package Code EV)	
0	134-Ball FBGA (x16)	
	134-Ball FBGA (x32)	
	168-Ball FBGA – 12mm x 12mm	
	216-Ball 2-Channel FBGA – 12mm x 12mm	
	216-Ball 1-Channel (B) FBGA – 12mm x 12mm	
	220-Ball 2-Channel FBGA – 14mm x 14mm	
	240-Ball 2-Channel FBGA – 14mm x 14mm	
	253-Ball 2-Channel FBGA – 11mm x 11mm	
-	Functional Block Diagram	
	Voltage Ramp and Initialization Sequence	
	ACTIVATE Command	
	^t FAW Timing (8-Bank Devices)	
	READ Output Timing – ^t DQSCK (MAX)	
	READ Output Timing – ^t DQSCK (MIN)	
Figure 38:	Burst READ – RL = 5, BL = 4, ^t DQSCK > ^t CK	64
	Burst READ – RL = 3, BL = 8, ^t DQSCK < ^t CK	
	^t DQSCKDL Timing	
	^t DQSCKDM Timing	
	^t DQSCKDS Timing	
	Burst READ Followed by Burst WRITE – RL = 3, WL = 1, BL = 4	
	Seamless Burst READ – RL = 3, BL = 4, t CCD = 2	
	READ Burst Interrupt Example – RL = 3, BL = 8, ^t CCD = 2	
	Data Input (WRITE) Timing	
	Burst WRITE – WL = 1, BL = 4	
	Burst WRITE Followed by Burst READ – RL = 3, WL = 1, BL = 4	
	Seamless Burst WRITE – WL = 1, BL = 4, ^t CCD = 2	
	WRITE Burst Interrupt Timing – WL = 1, BL = 8, ^t CCD = 2	



733 744 754 754 755 766 777 788 799 800 845 855 866 877 889 990 992
744 755 766 777 788 799 800 844 855 866 879 889 990 92
744 755 766 777 788 798 808 848 888 888 899 90 92
76. 77. 78. 79. 80. 84. 85. 86. 87. 88. 88. 89. 90. 92.
777 788 798 808 848 858 868 888 888 900
. 78 . 79 . 80 . 84 . 85 . 86 . 87 . 88 . 89 . 90
. 79 . 80 . 84 . 85 . 86 . 87 . 88 . 89 . 90
. 80 . 84 . 85 . 86 . 87 . 88 . 89 . 90
. 84 . 85 . 86 . 87 . 88 . 88 . 90 . 92
. 85 . 86 . 87 . 88 . 89 . 90
. 86 . 87 . 88 . 88 . 89 . 90
. 86 . 87 . 88 . 88 . 89 . 90
. 87 . 88 . 88 . 89 . 90
. 88 . 88 . 89 . 90 . 92
. 89 . 90 . 92
. 89 . 90 . 92
90
. 92
. 93
. 94
. 96
. 97
. 98
100
102
102
102
103
104
105
106
107
107
107
107 108
108
108 108
108 108 109
108 108 109 111
108 108 109 111 128
108 109 111 128 129
108 109 111 128 129 130
108 109 111 128 129 130
108 109 111 128 129 130 131 133
108 109 111 128 129 130 131 133
108 109 111 128 129 130 131 133 134
108 109 111 128 129 130 131 133 134 135
108 109 111 128 129 130 131 133 134 135 136 138
108 109 111 128 129 130 131 133 134 135 136 138
108 109 111 128 129 130 131 133 134 135 136 138 139
108 108 109 111 128 129 130 131 133 134 135 136 138



Figure 103:	Command Input Setup and Hold Timing	157
	Typical Slew Rate and tVAC – tIS for CA and CS# Relative to Clock	
Figure 105:	Typical Slew Rate – ^t IH for CA and CS# Relative to Clock	161
Figure 106:	Tangent Line – ^t IS for CA and CS# Relative to Clock	162
Figure 107:	Tangent Line – ^t IH for CA and CS# Relative to Clock	163
Figure 108:	Typical Slew Rate and ^t VAC – ^t DS for DQ Relative to Strobe	167
Figure 109:	Typical Slew Rate – ^t DH for DQ Relative to Strobe	168
Figure 110:	Tangent Line – ^t DS for DQ with Respect to Strobe	169
Figure 111:	Tangent Line – ^t DH for DO with Respect to Strobe	170



List of Tables

	Key Timing Parameters	
Table 2: S	Single Channel S4 Configuration Addressing	. 2
Table 3: I	Dual Channel S4 Configuration Addressing	. 2
Table 4: I	Package Codes and Descriptions	. 3
Table 5: 2	256 Meg x 16 I _{DD} Specifications	13
Table 6:	128 Meg x 32 I _{DD} Specifications	14
Table 7: I	I _{DD6} Partial-Array Self Refresh Current	16
	Ball/Pad Descriptions	
Table 9: I	nitialization Timing Parameters	49
Table 10:	Power-Off Timing	50
Table 11:	Mode Register Assignments	51
Table 12:	MR0 Device Information (MA[7:0] = 00h)	52
Table 13:	MR0 Op-Code Bit Definitions	52
Table 14:	MR1 Device Feature 1 (MA[7:0] = 01h)	52
	MR1 Op-Code Bit Definitions	
Table 16:	Burst Sequence by Burst Length (BL), Burst Type (BT), and Wrap Control (WC)	53
Table 17:	No-Wrap Restrictions	54
Table 18:	MR2 Device Feature 2 (MA[7:0] = 02h)	54
Table 19:	MR2 Op-Code Bit Definitions	55
Table 20:	MR3 I/O Configuration 1 (MA[7:0] = 03h)	55
	MR3 Op-Code Bit Definitions	
Table 22:	MR4 Device Temperature (MA[7:0] = 04h)	55
Table 23:	MR4 Op-Code Bit Definitions	56
Table 24:	MR5 Basic Configuration 1 (MA[7:0] = 05h)	56
Table 25:	MR5 Op-Code Bit Definitions	56
Table 26:	MR6 Basic Configuration 2 (MA[7:0] = 06h)	57
Table 27:	MR6 Op-Code Bit Definitions	57
Table 28:	MR7 Basic Configuration 3 (MA[7:0] = 07h)	57
Table 29:	MR7 Op-Code Bit Definitions	57
Table 30:	MR8 Basic Configuration 4 (MA[7:0] = 08h)	57
Table 31:	MR8 Op-Code Bit Definitions	57
Table 32:	MR9 Test Mode (MA[7:0] = 09h)	58
Table 33:	MR10 Calibration (MA[7:0] = 0Ah)	58
Table 34:	MR10 Op-Code Bit Definitions	58
Table 35:	MR[11:15] Reserved (MA[7:0] = 0Bh–0Fh)	59
Table 36:	MR16 PASR Bank Mask (MA[7:0] = 010h)	59
Table 37:	MR16 Op-Code Bit Definitions	59
Table 38:	MR17 PASR Segment Mask (MA[7:0] = 011h)	59
Table 39:	MR17 PASR Segment Mask Definitions	59
Table 40:	MR17 PASR Row Address Ranges in Masked Segments	59
Table 41:	Reserved Mode Registers	60
Table 42:	MR63 RESET (MA[7:0] = 3Fh) – MRW Only	60
	Bank Selection for PRECHARGE by Address Bits	
Table 44:	PRECHARGE and Auto Precharge Clarification	80
	REFRESH Command Scheduling Separation Requirements	
Table 46:	Bank and Segment Masking Example	91
	Temperature Sensor Definitions and Operating Conditions	
	Data Calibration Pattern Description	
Table 49:	Truth Table for MRR and MRW	98
Table 50:	Command Truth Table	12



Table 51:	CKE Truth Table	113
Table 52:	Current State Bank <i>n</i> to Command to Bank <i>n</i> Truth Table	114
Table 53:	Current State Bank <i>n</i> to Command to Bank <i>m</i> Truth Table	116
	DM Truth Table	
Table 55:	Absolute Maximum DC Ratings	120
Table 56:	Input/Output Capacitance	120
	Switching for CA Input Signals	
Table 58:	Switching for I _{DD4R}	122
Table 59:	Switching for I _{DD4W}	122
Table 60:	I _{DD} Specification Parameters and Operating Conditions	123
Table 61:	Recommended DC Operating Conditions	125
Table 62:	Input Leakage Current	126
	Operating Temperature Range	
Table 64:	Single-Ended AC and DC Input Levels for CA and CS# Inputs	127
	Single-Ended AC and DC Input Levels for CKE	
Table 66:	Single-Ended AC and DC Input Levels for DQ and DM	127
	Differential AC and DC Input Levels	
	CK/CK# and DQS/DQS# Time Requirements Before Ringback (^t DVAC)	
	Single-Ended Levels for CK, CK#, DQS, DQS#	
Table 70:	Crosspoint Voltage for Differential Input Signals (CK, CK#, DQS, DQS#)	134
	Differential Input Slew Rate Definition	
	Single-Ended AC and DC Output Levels	
	Differential AC and DC Output Levels	
	Single-Ended Output Slew Rate Definition	
	Single-Ended Output Slew Rate	
Table 76:	Differential Output Slew Rate Definition	137
Table 77:	Differential Output Slew Rate	138
	AC Overshoot/Undershoot Specification	
	Output Driver DC Electrical Characteristics with ZQ Calibration	
Table 80:	Output Driver Sensitivity Definition	142
	Output Driver Temperature and Voltage Sensitivity	
	Output Driver DC Electrical Characteristics Without ZQ Calibration	
	I-V Curves	
	Definitions and Calculations	
	^t CK(abs), ^t CH(abs), and ^t CL(abs) Definitions	
	Refresh Requirement Parameters (Per Density)	
Table 90.	AC Timing	151
	CA and CS# Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)	
	Derating Values for AC/DC-Based ^t IS/ ^t IH (AC220)	
	Required Time for Valid Transition – ${}^{t}VAC > V_{IH(AC)}$ and ${}^{t}V_{IL(AC)}$	
	Data Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)	
	Data Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)	
	Derating Values for AC/DC-Based ^t DS/ ^t DH (AC220)	
	Derating Values for AC/DC-Based ^t DS/ ^t DH (AC220)	
Table 07.	Required Time for Valid Transition – ${}^{t}VAC > V_{IL(AC)}$ or ${}^{t}V_{IL(AC)}$	166
Table 31.	1040116 101 valid 11a11511011 - VIC > V IH(AC) 01 < V IL(AC)	100



4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 General Description

General Description

The 4Gb Mobile Low-Power DDR2 SDRAM (LPDDR2) is a high-speed CMOS, dynamic random-access memory containing 4,294,967,296-bits. The LPDDR2-S4 device is internally configured as an eight-bank DRAM. Each of the x16's 536,870,912-bit banks is organized as 16,384 rows by 2048 columns by 16 bits. Each of the x32's 536,870,912-bit banks is organized as 16,384 rows by 1024 columns by 32 bits.

General Notes

Throughout the data sheet, figures and text refer to DQs as "DQ." DQ should be interpreted as any or all DQ collectively, unless specifically stated otherwise.

"DQS" and "CK" should be interpreted as DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise. "BA" includes all BA pins used for a given density.

In timing diagrams, "CMD" is used as an indicator only. Actual signals occur on CA[9:0].

 V_{REF} indicates V_{REFCA} and V_{REFDO} .

Complete functionality may be described throughout the entire document. Any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.

Any specific requirement takes precedence over a general statement.

Any functionality not specifically stated herein is considered undefined, illegal, is not supported, and will result in unknown operation.



I_{DD} Specifications

Table 5: 256 Meg x 16 I_{DD} Specifications

 V_{DD2} , V_{DDO} , $V_{DDCA} = 1.14-1.30V$; $V_{DD1} = 1.70-1.95V$

	_{DDCA} = 1.14–1.30V; V _{DD1} = 1.70–1.95V	S	Speed Grade		
Parameter	Supply	-18	-25	-3	Unit
I _{DD01}	V _{DD1}	15	15	15	mA
I _{DD02}	V_{DD2}	70	70	70	
I _{DD0,in}	V _{DDCA} + V _{DDQ}	7	6	6	
I _{DD2P1}	V _{DD1}	600	600	600	μA
I _{DD2P2}	V_{DD2}	800	800	800	1
I _{DD2P,in}	V _{DDCA} + V _{DDQ}	50	50	50	1
I _{DD2PS1}	V_{DD1}	600	600	600	μA
I _{DD2PS2}	V_{DD2}	800	800	800	1
I _{DD2PS,in}	$V_{DDCA} + V_{DDQ}$	50	50	50	
I _{DD2N1}	V_{DD1}	2	2	2	mA
I _{DD2N2}	V_{DD2}	30	30	30	
I _{DD2N,in}	$V_{DDCA} + V_{DDQ}$	7	6	6	
I _{DD2NS1}	V_{DD1}	1.7	1.7	1.7	mA
I _{DD2NS2}	V_{DD2}	27	27	27	1
I _{DD2NS,in}	$V_{DDCA} + V_{DDQ}$	6	6	6	
I _{DD3P1}	V_{DD1}	1200	1200	1200	μΑ
I _{DD3P2}	V_{DD2}	8	8	8	mA
I _{DD3P,in}	$V_{DDCA} + V_{DDQ}$	150	150	150	μΑ
I _{DD3PS1}	V_{DD1}	1200	1200	1200	μΑ
I _{DD3PS2}	V_{DD2}	8	8	8	mA
I _{DD3PS,in}	$V_{DDCA} + V_{DDQ}$	150	150	150	μΑ
I _{DD3N1}	V_{DD1}	2.5	2.5	2.5	mA
I _{DD3N2}	V_{DD2}	30	30	30	
I _{DD3N,in}	$V_{DDCA} + V_{DDQ}$	7	6	6	
I _{DD3NS1}	V_{DD1}	2	2	2	mA
I _{DD3NS2}	V_{DD2}	27	27	27	
I _{DD3NS,in}	$V_{DDCA} + V_{DDQ}$	6	6	6	1
I _{DD4R1}	V_{DD1}	3	3	3	mA
I _{DD4R2}	V_{DD2}	220	194	178	1
I _{DD4R,in}	V_{DDCA}	6	6	6	1
I _{DD4W1}	V_{DD1}	10	10	10	mA
I _{DD4W2}	V _{DD2}	190	185	170	1
	$V_{DDCA} + V_{DDQ}$	25	25	25	-



Table 5: 256 Meg x 16 IDD Specifications (Continued)

 V_{DD2} , V_{DDQ} , $V_{DDCA} = 1.14-1.30V$; $V_{DD1} = 1.70-1.95V$

BB2, BBQ, BE	OCA = 1.14=1.30V, VDD1 = 1.70=1.33V	S	peed Grad	le	•	
Parameter	Supply	-18	-25	-3	Unit	
I _{DD51}	V_{DD1}	40	40	40	mA	
I _{DD52}	V_{DD2}	150	150	150		
I _{DD5,in}	$V_{DDCA} + V_{DDQ}$	8	6	6]	
I _{DD5PB1}	V_{DD1}	5	5	5	mA	
I _{DD5PB2}	V_{DD2}	50	50	50]	
I _{DD5PB,in}	$V_{DDCA} + V_{DDQ}$	8	8	8]	
I _{DD5PBET1}	V_{DD1}	10.5	10.5	10.5	mA	
I _{DD5PBET2}	V_{DD2}	80	80	80]	
I _{DD5PB,ETin}	V _{DDCA} + V _{DDQ}	8	8	8		
I _{DD5AB1}	V _{DD1}	5	5	5	mA	
I _{DD5AB2}	V_{DD2}	50	50	50		
I _{DD5AB,in}	V _{DDCA} + V _{DDQ}	8	8	8		
I _{DD5ABET1}	V _{DD1}	10.5	10.5	10.5	mA	
I _{DD5ABET2}	V_{DD2}	80	80	80]	
I _{DD5AB,ETin}	V _{DDCA} + V _{DDQ}	8	8	8]	
I _{DD61}	V _{DD1}	1000	1000	1000	μΑ	
I _{DD62}	V_{DD2}	3200	3200	3200		
I _{DD6,in}	V _{DDCA} + V _{DDQ}	50	50	50		
I _{DD6ET1}	V _{DD1}	3100	3100	3100	μΑ	
I _{DD6ET2}	V_{DD2}	13.7	13.7	13.7	mA	
I _{DD6,ETin}	$V_{DDCA} + V_{DDQ}$	90	90	90	μΑ	
I _{DD81}	V_{DD1}	25	25	25	μΑ	
I _{DD82}	V_{DD2}	100	100	100		
I _{DD8,in}	V _{DDCA} + V _{DDQ}	100	100	100		

Table 6: 128 Meg x 32 I_{DD} Specifications

 V_{DD2} , V_{DDQ} , $V_{DDCA} = 1.14-1.30V$; $V_{DD1} = 1.70-1.95V$

		Speed Grade			
Parameter	Supply	-18	-25	-3	Unit
I _{DD01}	V _{DD1}	15	15	15	
I _{DD02}	V_{DD2}	70	70	70	mA
I _{DD0,in}	$V_{DDCA} + V_{DDQ}$	7	6	6	
I _{DD2P1}	V _{DD1}	600	600	600	
I _{DD2P2}	V_{DD2}	800	800	800	μA
I _{DD2P,in}	$V_{DDCA} + V_{DDQ}$	50	50	50	



Table 6: 128 Meg x 32 I_{DD} Specifications (Continued)

 V_{DD2} , V_{DDQ} , $V_{DDCA} = 1.14-1.30V$; $V_{DD1} = 1.70-1.95V$

552: 55Q: 55G(= 1.14=1.30V, V _{DD1} = 1.70=1.9	Speed Grade		le		
Parameter	Supply	-18	-25	-3	Unit	
I _{DD2PS1}	V_{DD1}	600	600	600		
I _{DD2PS2}	V_{DD2}	800	800	800	μΑ	
I _{DD2PS,in}	$V_{DDCA} + V_{DDQ}$	50	50	50		
I _{DD2N1}	V_{DD1}	2	2	2	mA	
I _{DD2N2}	V_{DD2}	30	30	30		
I _{DD2N,in}	$V_{DDCA} + V_{DDQ}$	7	6	6	- mA	
I _{DD2NS1}	V_{DD1}	1.7	1.7	1.7		
I _{DD2NS2}	V_{DD2}	27	27	27	mA	
I _{DD2NS,in}	$V_{DDCA} + V_{DDQ}$	6	6	6		
I _{DD3P1}	V_{DD1}	1200	1200	1200	μΑ	
I _{DD3P2}	V _{DD2}	8	8	8	mA	
I _{DD3P,in}	$V_{DDCA} + V_{DDQ}$	150	150	150	μΑ	
I _{DD3PS1}	V _{DD1}	1200	1200	1200	μΑ	
I _{DD3PS2}	V_{DD2}	8	8	8	mA	
I _{DD3PS,in}	$V_{DDCA} + V_{DDQ}$	150	150	150	μΑ	
I _{DD3N1}	V_{DD1}	2.5	2.5	2.5	mA	
I _{DD3N2}	V_{DD2}	30	30	30	r- ^	
I _{DD3N,in}	V _{DDCA} + V _{DDQ}	7	6	6	- mA	
I _{DD3NS1}	V_{DD1}	2	2	2		
I _{DD3NS2}	V_{DD2}	27	27	27	mA	
I _{DD3NS,in}	V _{DDCA} + V _{DDQ}	6	6	6		
I _{DD4R1}	V _{DD1}	3	3	3		
I _{DD4R2}	V_{DD2}	220	194	178	mA	
I _{DD4R,in}	V_{DDCA}	6	6	6		
I _{DD4W1}	V_{DD1}	10	10	10		
I _{DD4W2}	V_{DD2}	190	185	170	mA	
I _{DD4W,in}	$V_{DDCA} + V_{DDQ}$	25	25	25		
I _{DD51}	V_{DD1}	40	40	40		
I _{DD52}	V_{DD2}	150	150	150	mA	
I _{DD5,in}	$V_{DDCA} + V_{DDQ}$	8	6	6		
I _{DD5PB1}	V_{DD1}	5	5	5		
I _{DD5PB2}	V_{DD2}	50	50	50	mA	
I _{DD5PB,in}	V _{DDCA} + V _{DDQ}	8	8	8		
I _{DD5PBET1}	V _{DD1}	10.5	10.5	10.5		
I _{DD5PBET2}	V_{DD2}	80	80	80	mA	
I _{DD5PB,ETin}	$V_{DDCA} + V_{DDQ}$	8	8	8		



Table 6: 128 Meg x 32 IDD Specifications (Continued)

 V_{DD2} , V_{DDQ} , $V_{DDCA} = 1.14-1.30V$; $V_{DD1} = 1.70-1.95V$

- DDQr - DDQr - I	BBCA **** **** BB1	Speed Grade			
Parameter	Supply	-18	-25	-3	Unit
I _{DDAB1}	V _{DD1}	5	5	5	
I _{DD5AB2}	V_{DD2}	50	50	50	mA
I _{DD5AB,in}	$V_{DDCA} + V_{DDQ}$	8	8	8	
I _{DDABET1}	V _{DD1}	10.5	10.5	10.5	
I _{DD5ABET2}	V_{DD2}	80	80	80	mA
I _{DD5AB,ETin}	$V_{DDCA} + V_{DDQ}$	8	8	8	1
I _{DD61}	V _{DD1}	1000	1000	1000	
I _{DD62}	V_{DD2}	3200	3200	3200	μA
I _{DD6,in}	$V_{DDCA} + V_{DDQ}$	50	50	50	1
I _{DD6ET1}	V _{DD1}	3100	3100	3100	μA
I _{DD6ET2}	V_{DD2}	13.7	13.7	13.7	mA
I _{DD6,ETin}	$V_{DDCA} + V_{DDQ}$	90	90	90	μΑ
I _{DD81}	V _{DD1}	25	25	25	
I _{DD82}	V_{DD2}	100	100	100	μA
I _{DD8,in}	$V_{DDCA} + V_{DDQ}$	100	100	100	

Table 7: IDD6 Partial-Array Self Refresh Current

 V_{DD2} , V_{DDQ} , $V_{DDCA} = 1.14-1.30V$; $V_{DD1} = 1.70-1.95V$

PASR	Supply	Value (-30°C to +85°C)	Value (+85°C to +105°C)	Unit
Full array	V _{DD1}	1000	3100	μΑ
	V _{DD2}	3.2	13.7	mA
	V _{DDi}	50	90	μA
1/2 array	V _{DD1}	950	2200	
	V _{DD2}	2700	7300	
	V_{DDi}	50	90	
1/4 array	V _{DD1}	900	1600	
	V_{DD2}	2400	4300	
	V_{DDi}	50	90	
1/8 array	V _{DD1}	850	1300	
	V _{DD2}	2000	2800	
	V_{DDi}	50	90	

Note: 1. LPDDR2-S4 SDRAM devices support both bank masking and segment masking. I_{DD6} PASR currents are measured using bank masking only.



Figure 2: V_{DD1}Typical Self Refresh Current vs. Temperature





Figure 3: V_{DD2} Typical Self Refresh Current vs. Temperature





Package Block Diagrams

Figure 4: Single Rank, Single Channel Package Block Diagram





Figure 5: Dual Rank, Single Channel Package Block Diagram



Note: 1. For the 168-ball JEDEC PoP ballout employing only a single ZQ connection, the RZQ resistor is connected to ZQ.



Figure 6: Dual Rank, Single Channel (3 Die) Package Block Diagram






Figure 7: Single Rank, Dual Channel Package Block Diagram






Figure 8: Dual Rank, Dual Channel Package Block Diagram






Figure 9: Dual Rank, Dual Channel (3 Die) Package Block Diagram








Figure 10: Dual Rank, Single Channel (4 Die) Package Block Diagram






Package Dimensions

Figure 11: 134-Ball FBGA - 10mm x 11.5mm Single-Die (Package Code GU)







Note: 1. All dimensions are in millimeters.



Figure 12: 134-Ball FBGA - 10mm x 11.5mm Dual-Die (Package Code GV)







Note: 1. All dimensions are in millimeters.



Figure 13: 168-Ball FBGA - 12mm x 12mm Single-Die (Package Code LF)







Note: 1. All dimensions are in millimeters.



Figure 14: 168-Ball FBGA - 12mm x 12mm Dual-Die (Package Code LG)







Note: 1. All dimensions are in millimeters.



Figure 15: 216-Ball FBGA - 12mm x 12mm (Package Codes LK, LL)







Note: 1. All dimensions are in millimeters.



Figure 16: 216-Ball FBGA - 12mm x 12mm (Package Code LM)







Note: 1. All dimensions are in millimeters.



Figure 17: 216-Ball FBGA - 12mm x 12mm (Package Code LH)







Note: 1. All dimensions are in millimeters.



Figure 18: 216-Ball FBGA - 12mm x 12mm (Package Code LP)







Note: 1. All dimensions are in millimeters.



Figure 19: 220-Ball FBGA - 14mm x 14mm Dual-Die (Package Code MP)






Note: 1. All dimensions are in millimeters.



Figure 20: 220-Ball FBGA - 14mm x 14mm Quad-Die (Package Code LD)






Note: 1. All dimensions are in millimeters.




Figure 21: 240-Ball FBGA - 14mm x 14mm Dual-Die (Package Code MC)




Note: 1. All dimensions are in millimeters.



Figure 22: 253-Ball FBGA - 11mm x 11mm Dual-Die (Package Code EU)







Note: 1. All dimensions are in millimeters.



Figure 23: 253-Ball FBGA - 11mm x 11mm Quad-Die (Package Code EV)






Note: 1. All dimensions are in millimeters.



Ball Assignments and Descriptions


Figure 24: 134-Ball FBGA (x16)



Top View (ball down)




Figure 25: 134-Ball FBGA (x32)



Top View (ball down)



Figure 26: 168-Ball FBGA - 12mm x 12mm



Notes: 1. Ball AC9 may be V_{SS} or left unconnected.

2. Balls labeled NC = no connect; however, they can be connected together internally.



Figure 27: 216-Ball 2-Channel FBGA - 12mm x 12mm







Figure 28: 216-Ball 1-Channel (B) FBGA - 12mm x 12mm



Notes: 1. Package codes LP, LH and LK = Channel B only; Channel A not connected.

2. ZQ1 for 3DP; NC for all other configurations.



Figure 29: 220-Ball 2-Channel FBGA - 14mm x 14mm






Figure 30: 240-Ball 2-Channel FBGA - 14mm x 14mm







Figure 31: 253-Ball 2-Channel FBGA - 11mm x 11mm



4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 Ball Assignments and Descriptions

Table 8: Ball/Pad Descriptions

Symbol	Туре	Description
CA[9:0]	Input	Command/address inputs: Provide the command and address inputs according to the command truth table.
CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All CA inputs are sampled on both rising and falling edges of CK. CS and CKE inputs are sampled at the rising edge of CK. AC timings are referenced to clock.
CKE[1:0]	Input	Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock signals, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is considered part of the command code. CKE is sampled at the rising edge of CK.
CS[1:0]#	Input	Chip select: CS# is considered part of the command code and is sampled at the rising edge of CK.
DM[3:0]	Input	Input data mask: DM is an input mask signal for write data. Although DM balls are input-only, the DM loading is designed to match that of DQ and DQS balls. DM[3:0] is DM for each of the four data bytes, respectively.
DQ[31:0]	I/O	Data input/output: Bidirectional data bus.
DQS[3:0], DQS[3:0]#	I/O	Data strobe: The data strobe is bidirectional (used for read and write data) and complementary (DQS and DQS#). It is edge-aligned output with read data and centered input with write data. DQS[3:0]/DQS[3:0]# is DQS for each of the four data bytes, respectively.
V_{DDQ}	Supply	DQ power supply: Isolated on the die for improved noise immunity.
V _{SSQ}	Supply	DQ ground: Isolated on the die for improved noise immunity.
V _{DDCA}	Supply	Command/address power supply: Command/address power supply.
V _{SSCA}	Supply	Command/address ground: Isolated on the die for improved noise immunity.
V _{DD1}	Supply	Core power: Supply 1.
V _{DD2}	Supply	Core power: Supply 2.
V _{SS}	Supply	Common ground
V _{REFCA} , V _{REFDQ}	Supply	Reference voltage: V_{REFCA} is reference for command/address input buffers, V_{REFDQ} is reference for DQ input buffers.
ZQ	Reference	External impedance (240 ohm): This signal is used to calibrate the device output impedance.
DNU	_	Do not use: Must be grounded or left floating.
NC	_	No connect: Not internally connected.
(NC)	-	No connect: Balls indicated as (NC) are no connects, however, they could be connected together internally.



Functional Description

Mobile LPDDR2 is a high-speed SDRAM internally configured as a 4- or 8-bank memory device. LPDDR2 devices use a double data rate architecture on the command/address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus is used to transmit command, address, and bank information. Each command uses one clock cycle, during which command information is transferred on both the rising and falling edges of the clock.

LPDDR2-S4 devices use a double data rate architecture on the DQ pins to achieve high-speed operation. The double data rate architecture is essentially a 4n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR2-S4 effectively consists of a single 4n-bit-wide, one-clock-cycle data transfer at the internal SDRAM core and four corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Accesses begin with the registration of an ACTIVATE command followed by a READ or WRITE command. The address and BA bits registered coincident with the ACTIVATE command are used to select the row and bank to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.




Figure 32: Functional Block Diagram



Power-Up

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory (see Figure 33 (page 49)). Power-up and initialization by means other than those specified will result in undefined operation.

1. Voltage Ramp

While applying power (after Ta), CKE must be held LOW (\leq 0.2 × V_{DDCA}), and all other inputs must be between V_{ILmin} and V_{IHmax} . The device outputs remain at High-Z while CKE is held LOW.

On or before the completion of the voltage ramp (Tb), CKE must be held LOW. DQ, DM, DQS, and DQS# voltage levels must be between V_{SSQ} and V_{DDQ} during voltage ramp to avoid latchup. CK, CK#, CS#, and CA input levels must be between V_{SSCA} and V_{DDCA} during voltage ramp to avoid latchup.

The following conditions apply for voltage ramp:

- Ta is the point when any power supply first reaches 300mV.
- Noted conditions apply between Ta and power-down (controlled or uncontrolled).
- Tb is the point at which all supply and reference voltages are within their defined operating ranges.
- Power ramp duration ^tINIT0 (Tb Ta) must not exceed 20ms.
- For supply and reference voltage operating conditions, see the Recommended DC Operating Conditions table.
- $\bullet\,$ The voltage difference between any of $V_{SS}, V_{SSQ},$ and V_{SSCA} pins must not exceed 100mV.

Voltage Ramp Completion

After Ta is reached:

- V_{DD1} must be greater than V_{DD2} 200mV
- V_{DD1} and V_{DD2} must be greater than V_{DDCA} 200mV
- V_{DD1} and V_{DD2} must be greater than V_{DDO} 200mV
- V_{REF} must always be less than all other supply voltages

Beginning at Tb, CKE must remain LOW for at least ${}^t INIT1 = 100 ns$, after which CKE can be asserted HIGH. The clock must be stable at least ${}^t INIT2 = 5 \times {}^t CK$ prior to the first CKE LOW-to-HIGH transition (Tc). CKE, CS#, and CA inputs must observe setup and hold requirements (${}^t IS$, ${}^t IH$) with respect to the first rising clock edge (and to subsequent falling and rising edges).

If any MRRs are issued, the clock period must be within the range defined for ^tCKb (18ns to 100ns). MRWs can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example, ^tDQSCK) could have relaxed timings (such as ^tDQSCKb) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least ^tINIT3 = 200µs (Td).

2. RESET Command

After ^tINIT3 is satisfied, the MRW RESET command must be issued (Td). An optional PRECHARGE ALL command can be issued prior to the MRW RESET command.

Wait at least ^tINIT4 while keeping CKE asserted and issuing NOP commands.



4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 Power-Up

3. MRRs and Device Auto Initialization (DAI) Polling

After ^tINIT4 is satisfied (Te), only MRR commands and power-down entry/exit commands are supported. After Te, CKE can go LOW in alignment with power-down entry and exit specifications (see Power-Down (page 101)).

The MRR command can be used to poll the DAI bit, which indicates when device auto initialization is complete; otherwise, the controller must wait a minimum of ¹INIT5, or until the DAI bit is set, before proceeding.

Because the memory output buffers are not properly configured by Te, some AC parameters must use relaxed timing specifications before the system is appropriately configured.

After the DAI bit (MR0, DAI) is set to zero by the memory device (DAI complete), the device is in the idle state (Tf). DAI status can be determined by issuing the MRR command to MR0.

The device sets the DAI bit no later than ^tINIT5 after the RESET command. The controller must wait at least ^tINIT5 or until the DAI bit is set before proceeding.

4. ZQ Calibration

After ^tINIT5 (Tf), the MRW initialization calibration (ZQ calibration) command can be issued to the memory (MR10).

This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one Mobile LPDDR2 device exists on the same bus, the controller must not overlap MRW ZQ calibration commands. The device is ready for normal operation after ^tZQINIT.


5. Normal Operation

After (Tg), MRW commands must be used to properly configure the memory (output buffer drive strength, latencies, etc.). Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration.

After the initialization sequence is complete, the device is ready for any valid command. After Tg, the clock frequency can be changed using the procedure described in Input Clock Frequency Changes and Clock Stop with CKE HIGH (page 110).



Figure 33: Voltage Ramp and Initialization Sequence



Note: 1. High-Z on the CA bus indicates valid NOP.

Table 9: Initialization Timing Parameters

	Va	lue		
Parameter	Min	Max	Unit	Comment
tINIT0	_	20	ms	Maximum voltage ramp time
tINIT1	100	_	ns	Minimum CKE LOW time after completion of voltage ramp
tINIT2	5	_	^t CK	Minimum stable clock before first CKE HIGH
tINIT3	200	_	μs	Minimum idle time after first CKE assertion
^t INIT4	1	_	μs	Minimum idle time after RESET command
^t INIT5	-	10	μs	Maximum duration of device auto initialization
^t ZQINIT	1	_	μs	ZQ initial calibration (S4 devices only)
^t CKb	18	100	ns	Clock cycle time during boot

Note: 1. The ^tINITO maximum specification is not a tested limit and should be used as a general guideline. For voltage ramp times exceeding ^tINITO MAX, please contact the factory.

Initialization After RESET (Without Voltage Ramp)

If the RESET command is issued before or after the power-up initialization sequence, the reinitialization procedure must begin at Td.

Power-Off

While powering off, CKE must be held LOW ($\leq 0.2 \times V_{DDCA}$); all other inputs must be between V_{ILmin} and V_{IHmax} . The device outputs remain at High-Z while CKE is held LOW.

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 Mode Register Definition

DQ, DM, DQS, and DQS# voltage levels must be between V_{SSQ} and V_{DDQ} during the power-off sequence to avoid latchup. CK, CK#, CS#, and CA input levels must be between V_{SSCA} and V_{DDCA} during the power-off sequence to avoid latchup.

Tx is the point where any power supply drops below the minimum value specified in the Recommended DC Operating Conditions table.

Tz is the point where all power supplies are below 300mV. After Tz, the device is powered off.

Required Power Supply Conditions Between Tx and Tz:

- V_{DD1} must be greater than V_{DD2} 200mV
- $\bullet~V_{DD1}$ must be greater than V_{DDCA} 200mV
- V_{DD1} must be greater than V_{DDO} 200mV
- V_{REF} must always be less than all other supply voltages

The voltage difference between V_{SS}, V_{SSO}, and V_{SSCA} must not exceed 100mV.

For supply and reference voltage operating conditions, see Recommended DC Operating Conditions table.

Uncontrolled Power-Off

When an uncontrolled power-off occurs, the following conditions must be met:

- At Tx, when the power supply drops below the minimum values specified in the Recommended DC Operating Conditions table, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system.
- After Tz (the point at which all power supplies first reach 300mV), the device must power off. The time between Tx and Tz must not exceed tPOFF . During this period, the relative voltage between power supplies is uncontrolled. $V_{\rm DD1}$ and $V_{\rm DD2}$ must decrease with a slope lower than $0.5\,V/\mu s$ between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

Table 10: Power-Off Timing

Parameter	Symbol	Min	Max	Unit
Maximum power-off ramp time	^t POFF	_	2	sec

Mode Register Definition

LPDDR2 devices contain a set of mode registers used for programming device operating parameters, reading device information and status, and for initiating special operations such as DQ calibration, ZQ calibration, and device reset.

Mode Register Assignments and Definitions

The MRR command is used to read from a register. The MRW command is used to write to a register. An "R" in the access column of the mode register assignment table indicates read-only; a "W" indicates write-only; "R/W" indicates read or write capable or enabled.



Table 11: Mode Register Assignments

Notes 1-5 apply to all parameters and conditions

MR#	MA[7:0]	F	_									
	IVIA[7.U]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	Link
0	00h	Device info	R		RFU		RZ	QI	DNVI	DI	DAI	go to MR0
1	01h	Device feature 1	W	nW	/R (for /	4 Ρ)	WC	ВТ		BL		go to MR1
2	02h	Device feature 2	W		RF	·U			RL an	d WL		go to MR2
3	03h	I/O config-1	W		RF	·U			D	S		go to MR3
4	04h	SDRAM refresh rate	R	TUF RFU Refresh rate					go to MR4			
5	05h	Basic config-1	R			LPDD	R2 Mar	nufactu	rer ID			go to MR5
6	06h	Basic config-2	R				Revision	on ID1				go to MR6
7	07h	Basic config-3	R				Revision	on ID2				go to MR7
8	08h	Basic config-4	R	I/O v	vidth		Der	sity		Ту	pe	go to MR8
9	09h	Test mode	W			Vendo	or-speci	fic test	mode			go to MR9
10	0Ah	I/O calibration	W			C	alibrati	ion cod	e			go to MR10
11–15 (0Bh ≈ 0Fh	Reserved	_				RF	·U				go to MR11
16	10h	PASR_Bank	W	Bank mask							go to MR16	
17	11h	PASR_Seg	W	Segment mask							go to MR17	
18–19	12h–13h	Reserved	-				RF	·U				go to MR18
20–31	14h–1Fh			Re	eserved	for NV	M					MR20-MR30
32	20h	DQ calibration pattern A	R			See ⁻	Table 4	8 (page	97).			go to MR32
33–39	21h–27h	Do not use										go to MR33
40	28h	DQ calibration pattern B	R			See ⁻	Table 4	8 (page	97).			go to MR40
41–47	29h–2Fh	Do not use										go to MR41
48–62	30h–3Eh	Reserved	-				RF	·U				go to MR48
63	3Fh	RESET	W				>	<				go to MR63
64–126	40h–7Eh	Reserved	-				RF	·U				go to MR64
127	7Fh	Do not use								go to MR127		
128–190	80h–BEh	Reserved for ven	dor use				R۱	/U				go to MR128
191	BFh	Do not use									go to MR191	
192–254	C0h-FEh	Reserved for ven	d for vendor use RVU					go to MR192				
255	FFh	Do not use	Do not use				go to MR255					

- Notes: 1. RFU bits must be set to 0 during MRW.
 - 2. RFU bits must be read as 0 during MRR.
 - 3. For READs to a write-only or RFU register, DQS will be toggled and undefined data is returned.
 - 4. RFU mode registers must not be written.
 - 5. WRITEs to read-only registers must have no impact on the functionality of the device.

Table 12: MR0 Device Information (MA[7:0] = 00h)

	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Ī		RFU		RZ	'QI	DNVI	DI	DAI

Table 13: MR0 Op-Code Bit Definitions

Notes 1-4 apply to all parameters and conditions

Register Information	Tag	Туре	OP	Definition
Device auto initialization	DAI	Read-only	OP0	0b: DAI complete
status				1b: DAI in progress
Device information	DI	Read-only	OP1	0b
				1b: NVM
Data not valid information	DNVI	Read-only	OP2	0b: DNVI not supported
Built-in self test for RZQ	RZQI	Read-only	OP[4:3]	00b: RZQ self test not supported
information				01b: ZQ pin might be connected to V _{DDCA} or left floating
				10b: ZQ pin might be shorted to ground
				11b: ZQ pin self test complete; no error condition detected

- Notes: 1. If RZQI is supported, it will be set upon completion of the MRW ZQ initialization calibra-
 - 2. If ZQ is connected to V_{DDCA} to set default calibration, OP[4:3] must be set to 01. If ZQ is not connected to V_{DDCA}, either OP[4:3] = 01 or OP[4:3] = 10 could indicate a ZQ-pin assembly error. It is recommended that the assembly error be corrected.
 - 3. In the case of a possible assembly error (either OP[4:3] = 01 or OP[4:3] = 10, as defined above), the device will default to factory trim settings for R_{ON} and will ignore ZQ calibration commands. In either case, the system might not function as intended.
 - 4. If a ZQ self test returns a value of 11b, this indicates that the device has detected a resistor connection to the ZQ pin. Note that this result cannot be used to validate the ZQ resistor value, nor does it indicate that the ZQ resistor tolerance meets the specified limits (240 ohms ±1%).

Table 14: MR1 Device Feature 1 (MA[7:0] = 01h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
ı	nWR (for AP)	WC	ВТ		BL	



Table 15: MR1 Op-Code Bit Definitions

Feature	Туре	OP	Definition	Notes
BL = burst length	Write-only	OP[2:0]	010b: BL4 (default)	
			011b: BL8	
			100b: BL16	
			All others: Reserved	
BT = burst type	Write-only	OP3	0b: Sequential (default)	
			1b: Interleaved	
WC = wrap control	Write-only	OP4	0b: Wrap (default)	
			1b: No wrap	
nWR = number of ^t WR clock	Write-only	OP[7:5]	001b: <i>n</i> WR = 3 (default)	1
cycles			010b: <i>n</i> WR = 4	
			011b: <i>n</i> WR = 5	
			100b: <i>n</i> WR = 6	
			101b: <i>n</i> WR = 7	
			110b: <i>n</i> WR = 8	1
			All others: Reserved	

Note: 1. The programmed value in *n*WR register is the number of clock cycles that determines when to start internal precharge operation for a WRITE burst with AP enabled. It is determined by RU (^tWR/^tCK).

Table 16: Burst Sequence by Burst Length (BL), Burst Type (BT), and Wrap Control (WC)

Notes 1-5 apply to all parameters and conditions

									Bı	urst (Cycle	Nur	nber	and	Burs	st Ad	dres	s Sec	uen	ce		
BL	ВТ	C3	C2	C1	C0	wc	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
4	Any	Х	Х	0b	0b	Wrap	0	1	2	3												
		Х	Х	1b	0b		2	3	0	1												
	Any	Х	Х	Х	0b	No wrap	У	<i>y</i> + 1	y + 2	<i>y</i> + 3												
8	Seq	Х	0b	0b	0b	Wrap	0	1	2	3	4	5	6	7								
		Х	0b	1b	0b		2	3	4	5	6	7	0	1								
		Х	1b	0b	0b		4	5	6	7	0	1	2	3								
		Х	1b	1b	0b		6	7	0	1	2	3	4	5								
	Int	Х	0b	0b	0b		0	1	2	3	4	5	6	7								
		Х	0b	1b	0b		2	3	0	1	6	7	4	5								
		Х	1b	0b	0b		4	5	6	7	0	1	2	3								
		Х	1b	1b	0b		6	7	4	5	2	3	0	1								
	Any	Х	Х	Х	0b	No	Illegal (not supported)															
						wrap																



Table 16: Burst Sequence by Burst Length (BL), Burst Type (BT), and Wrap Control (WC) (Continued)

Notes 1-5 apply to all parameters and conditions

		J							В	urst (Cycle	Nur	nber	and	Burs	t Ad	dres	s Sec	quen	ce		
BL	BT	C3	C2	C1	C0	wc	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
16	Seq	0b	0b	0b	0b	Wrap	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
		0b	0b	1b	0b		2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1
		0b	1b	0b	0b		4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3
		0b	1b	1b	0b		6	7	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5
		1b	0b	0b	0b		8	9	Α	В	C	D	Е	F	0	1	2	3	4	5	6	7
		1b	0b	1b	0b		Α	В	С	D	Ε	F	0	1	2	3	4	5	6	7	8	9
		1b	1b	0b	0b		С	D	Ε	F	0	1	2	3	4	5	6	7	8	9	Α	В
		1b	1b	1b	0b		Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D
	Int	Х	Х	Х	0b			Illegal (not supported)														
	Any	Х	Х	Х	0b	No	Illegal (not supported)															
						wrap																

- Notes: 1. C0 input is not present on CA bus. It is implied zero.
 - 2. For BL = 4, the burst address represents C[1:0].
 - 3. For BL = 8, the burst address represents C[2:0].
 - 4. For BL = 16, the burst address represents C[3:0].
 - 5. For no-wrap, BL4, the burst must not cross the page boundary or the sub-page boundary. The variable y can start at any address with CO equal to 0, but must not start at any address shown in the following table.

Table 17: No-Wrap Restrictions

Width	64Mb	128Mb/256Mb	512Mb/1Gb/2Gb	4Gb/8Gb								
	Cannot cross full-page boundary											
x16	FE, FF, 00, 01	1FE, 1FF, 000, 001	3FE, 3FF, 000, 001	7FE, 7FF, 000, 001								
x32	7E, 7F, 00, 01	FE, FF, 00, 01	1FE, 1FF, 000, 001	3FE, 3FF, 000, 001								
		Cannot cross sub-page bo	oundary									
x16	7E, 7F, 80, 81	0FE, 0FF, 100, 101	1FE, 1FF, 200, 201	3FE, 3FF, 400, 401								
x32	None	None	None	None								

Note: 1. No-wrap BL = 4 data orders shown are prohibited.

Table 18: MR2 Device Feature 2 (MA[7:0] = 02h)

OP7	OP6	OP5	OP4	OP3	OP2 OI		OP0		
	RI	U	•	RL and WL					

Table 19: MR2 Op-Code Bit Definitions

Feature	Туре	OP	Definition
RL and	Write-only	OP[3:0]	0001b: RL3/WL1 (default)
WL			0010b: RL4/WL2
			0011b: RL5/WL2
			0100b: RL6/WL3
			0101b: RL7/WL4
			0110b: RL8/WL4
			All others: Reserved

Table 20: MR3 I/O Configuration 1 (MA[7:0] = 03h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	RF	⁼U			D	S	

Table 21: MR3 Op-Code Bit Definitions

Feature	Туре	OP	Definition
DS	Write-only	OP[3:0]	0000b: Reserved
			0001b: 34.3 ohm typical
			0010b: 40 ohm typical (default)
			0011b: 48 ohm typical
			0100b: 60 ohm typical
			0101b: Reserved
			0110b: 80 ohm typical
			0111b: 120 ohm typical
			All others: Reserved

Table 22: MR4 Device Temperature (MA[7:0] = 04h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF		RF	·U		SDR	AM refresh	rate



Table 23: MR4 Op-Code Bit Definitions

Notes 1-8 apply to all parameters and conditions

Feature	Туре	OP	Definition
SDRAM refresh	Read-only	OP[2:0]	000b: SDRAM low temperature operating limit exceeded
rate	001b: $4 \times {}^{t}REFI$, $4 \times {}^{t}REFIpb$, $4 \times {}^{t}REFW$ 010b: $2 \times {}^{t}REFI$, $2 \times {}^{t}REFIpb$, $2 \times {}^{t}REFW$		001b: 4 × ^t REFI, 4 × ^t REFIpb, 4 × ^t REFW
			010b: 2 × ^t REFI, 2 × ^t REFIpb, 2 × ^t REFW
			011b: 1 × ^t REFI, 1 × ^t REFIpb, 1 × ^t REFW (≤85°C)
			100b: Reserved
			101b: $0.25 \times {}^{t}$ REFI, $0.25 \times {}^{t}$ REFIpb, $0.25 \times {}^{t}$ REFW, do not derate SDRAM AC timing
			110b: 0.25 × ^t REFI, 0.25 × ^t REFIpb, 0.25 × ^t REFW, derate SDRAM AC timing
			111b: SDRAM high temperature operating limit exceeded
Temperature up- Read-only OP7 0b: OP[2:0]		OP7	0b: OP[2:0] value has not changed since last read of MR4
date flag (TUF)			1b: OP[2:0] value has changed since last read of MR4

- Notes: 1. A MODE REGISTER READ from MR4 will reset OP7 to 0.
 - 2. OP7 is reset to 0 at power-up.
 - 3. If OP2 = 1, the device temperature is greater than $85^{\circ}C$.
 - 4. OP7 is set to 1 if OP[2:0] has changed at any time since the last MR4 read.
 - 5. The device might not operate properly when OP[2:0] = 000b or 111b.
 - 6. For specified operating temperature range and maximum operating temperature, refer to the Operating Temperature Range table.
 - 7. LPDDR2 devices must be derated by adding 1.875ns to the following core timing parameters: ^tRCD, ^tRC, ^tRAS, ^tRP, and ^tRRD. The ^tDQSCK parameter must be derated as specified in AC Timing. Prevailing clock frequency specifications and related setup and hold timings remain unchanged.
 - 8. The recommended frequency for reading MR4 is provided in Temperature Sensor (page 94).

Table 24: MR5 Basic Configuration 1 (MA[7:0] = 05h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		L	PDDR2 Mar	nufacturer IE)		

Table 25: MR5 Op-Code Bit Definitions

Feature	Туре	OP	Definition
Manufacturer ID	Read-only	OP[7:0]	1111 1111b: Micron
			All others: Reserved

Table 26: MR6 Basic Configuration 2 (MA[7:0] = 06h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Revisio	on ID1			

Note: 1. MR6 is vendor-specific.

Table 27: MR6 Op-Code Bit Definitions

Feature	Туре	OP	Definition		
Revision ID1	Read-only	OP[7:0]	0000 0000b: Version A		

Table 28: MR7 Basic Configuration 3 (MA[7:0] = 07h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Revisio	on ID2			

Table 29: MR7 Op-Code Bit Definitions

Feature	Туре	OP	Definition
Revision ID2	Read-only	OP[7:0]	0000 0000b: Version A

Note: 1. MR7 is vendor-specific.

Table 30: MR8 Basic Configuration 4 (MA[7:0] = 08h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I/O w	/idth		Der	nsity		Ту	pe

Table 31: MR8 Op-Code Bit Definitions

Feature	Туре	OP	Definition
Туре	Read-only	OP[1:0]	00b
			01b
			10b: NVM
			11b: Reserved



Table 31: MR8 Op-Code Bit Definitions (Continued)

Feature	Туре	OP	Definition
Density	Read-only	OP[5:2]	0000b: 64Mb
			0001b: 128Mb
			0010b: 256Mb
			0011b: 512Mb
			0100b: 1Gb
			0101b: 2Gb
			0110b: 4Gb
			0111b: 8Gb
			1000b: 16Gb
			1001b: 32Gb
			All others: Reserved
I/O width	Read-only	OP[7:6]	00b: x32
			01b: x16
			10b: x8
			11b: not used

Table 32: MR9 Test Mode (MA[7:0] = 09h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		٧	endor-speci	fic test mod	е		

Table 33: MR10 Calibration (MA[7:0] = 0Ah)

	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
S4				Calibrati	on code			

Table 34: MR10 Op-Code Bit Definitions

Notes 1-4 apply to all parameters and conditions

Feature	Туре	OP	Definition
Calibration code	Write-only	OP[7:0]	0xFF: Calibration command after initialization
			0xAB: Long calibration
			0x56: Short calibration
			0xC3: ZQRESET
			All others: Reserved

- Notes: 1. Host processor must not write MR10 with reserved values.
 - 2. The device ignores calibration commands when a reserved value is written into MR10.
 - 3. See AC timing table for the calibration latency.

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 Mode Register Definition

4. If ZQ is connected to V_{SSCA} through R_{ZQ}, either the ZQ calibration function (see MRW ZQ Calibration Commands (page 99)) or default calibration (through the ZQRESET command) is supported. If ZQ is connected to V_{DDCA}, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection must not change after power is supplied to the device.

Table 35: MR[11:15] Reserved (MA[7:0] = 0Bh-0Fh)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Rese	rved			

Table 36: MR16 PASR Bank Mask (MA[7:0] = 010h)

(OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Bar	nk mask (4-b	ank or 8-ba	nk)		

Table 37: MR16 Op-Code Bit Definitions

Feature	Туре	OP	Definition
Bank[7:0] mask	Write-only	OP[7:0]	0b: refresh enable to the bank = unmasked (default)
			1b: refresh blocked = masked

Note: 1. For 4-bank devices, only OP[3:0] are used.

Table 38: MR17 PASR Segment Mask (MA[7:0] = 011h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Segmer	nt mask			

Note: 1. This table applies for 1Gb to 8Gb devices only.

Table 39: MR17 PASR Segment Mask Definitions

Feature	Туре	OP	Definition
Segment[7:0] mask	Write-only	OP[7:0]	0b: refresh enable to the segment: = unmasked (default)
			1b: refresh blocked: = masked

Table 40: MR17 PASR Row Address Ranges in Masked Segments

			1Gb 2Gb, 4Gb		8Gb		
Segment	OP	Segment Mask	R[12:10]	R[13:11]	R[14:12]		
0	0	XXXXXXX1	000b				
1	1	XXXXXX1X		001b			
2	2	XXXXX1XX	010b				
3	3	XXXX1XXX	011b				



Table 40: MR17 PASR Row Address Ranges in Masked Segments (Continued)

			1Gb 2Gb, 4Gb		8Gb	
Segment	OP	Segment Mask	R[12:10]	R[13:11]	R[14:12]	
4	4	XXX1XXXX	100b			
5	5	XX1XXXXX	101b			
6	6	X1XXXXXX	110b			
7	7	1XXXXXXX	111b			

Note: 1. X is "Don't Care" for the designated segment.

Table 41: Reserved Mode Registers

Mode Reg-											
ister	MA	Address	Restriction	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MR[18:19]	MA[7:0]	12h–13h	RFU	Reserved							
MR[20:31]		14h-1Fh	NVM ¹								
MR[33:39]		21h–27h	DNU ¹								
MR[41:47]		29h–2Fh									
MR[48:62]		30h–3Eh	RFU								
MR[64:126]		40h–7Eh	RFU								
MR127		7Fh	DNU								
MR[128:190]		80h–BEh	RVU ¹								
MR191		BFh	DNU								
MR[192:254]		C0h-FEh	RVU								
MR255		FFh	DNU								

Note: 1. NVM = nonvolatile memory use only; DNU = Do not use; RVU = Reserved for vendor use.

Table 42: MR63 RESET (MA[7:0] = 3Fh) - MRW Only

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
X								


Note: 1. For additional information on MRW RESET see MODE REGISTER WRITE Command (page 98).



ACTIVATE Command

The ACTIVATE command is issued by holding CS# LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses BA[2:0] are used to select the desired bank. Row addresses are used to determine which row to activate in the selected bank. The ACTIVATE command must be applied before any READ or WRITE operation can be executed. The device can accept a READ or WRITE command at ^tRCD after the ACTIVATE command is issued. After a bank has been activated, it must be precharged before another ACTIVATE command can be applied to the same bank. The bank active and precharge times are defined as ^tRAS and ^tRP, respectively. The minimum time interval between successive ACTIVATE commands to the same bank is determined by the RAS cycle time of the device (^tRC). The minimum time interval between ACTIVATE commands to different banks is ^tRRD.

Figure 34: ACTIVATE Command



Notes:

- 1. ${}^{t}RCD = 3$, ${}^{t}RP = 3$, ${}^{t}RRD = 2$.
- 2. A PRECHARGE ALL command uses ^tRPab timing, and a single-bank PRECHARGE command uses ^tRPpb timing. In this figure, ^tRP is used to denote either an all-bank PRECHARGE or a single-bank PRECHARGE.

8-Bank Device Operation


Two rules regarding 8-bank device operation must be observed. One rule restricts the number of sequential ACTIVATE commands that can be issued; the second provides additional RAS precharge time for a PRECHARGE ALL command.

The 8-Bank Device Sequential Bank Activation Restriction: No more than four banks can be activated (or refreshed, in the case of REFpb) in a rolling tFAW window. To convert to clocks, divide ${}^tFAW[ns]$ by ${}^tCK[ns]$, and round up to the next integer value. For example, if RU(${}^tFAW/{}^tCK$) is 10 clocks, and an ACTIVATE command is issued in clock n, no more than three further ACTIVATE commands can be issued at or between clock n+1 and n+9. REFpb also counts as bank activation for purposes of tFAW .

The 8-Bank Device PRECHARGE ALL Provision: ^tRP for a PRECHARGE ALL command must equal ^tRPab, which is greater than ^tRPpb.



Figure 35: tFAW Timing (8-Bank Devices)



Note: 1. Exclusively for 8-bank devices.

Read and Write Access Modes

After a bank is activated, a READ or WRITE command can be issued with CS# LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2 must also be defined at this time to determine whether the access cycle is a READ operation (CA2 HIGH) or a WRITE operation (CA2 LOW). A single READ or WRITE command initiates a burst READ or burst WRITE operation on successive clock cycles.

A new burst access must not interrupt the previous 4-bit burst operation when BL = 4. When BL = 8 or BL = 16, READs can be interrupted by READs and WRITEs can be interrupted by WRITEs, provided that the interrupt occurs on a 4-bit boundary and that ${}^{t}CCD$ is met.


Burst READ Command

The burst READ command is initiated with CS# LOW, CA0 HIGH, CA1 LOW, and CA2 HIGH at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. The read latency (RL) is defined from the rising edge of the clock on which the READ command is issued to the rising edge of the clock from which the t DQSCK delay is measured. The first valid data is available RL × t CK + t DQSCK + t DQSQ after the rising edge of the clock when the READ command is issued. The data strobe output is driven LOW t RPRE before the first valid rising strobe edge. The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pin, edgealigned with the data strobe. The RL is programmed in the mode registers.

Pin input timings for the data strobe are measured relative to the crosspoint of DQS and its complement, DQS#.




Figure 36: READ Output Timing – ^tDQSCK (MAX)



Notes: 1. ^tDQSCK can span multiple clock periods.

2. An effective burst length of 4 is shown.

Figure 37: READ Output Timing - ^tDQSCK (MIN)



Note: 1. An effective burst length of 4 is shown.



Figure 38: Burst READ - RL = 5, BL = 4, ^tDQSCK > ^tCK




Figure 39: Burst READ - RL = 3, BL = 8, ^tDQSCK < ^tCK








Figure 40: ^tDQSCKDL Timing







Notes: 1. ${}^{t}DQSCKDL = ({}^{t}DQSCKn - {}^{t}DQSCKm)$.

2. ^tDQSCKDL (MAX) is defined as the maximum of ABS (^tDQSCK*n* - ^tDQSCK*m*) for any (^tDQSCK*n*, ^tDQSCK*m*) pair within any 32ms rolling window.



Figure 41: ^tDQSCKDM Timing







Notes: 1. ${}^{t}DQSCKDM = ({}^{t}DQSCKn - {}^{t}DQSCKm)$.

2. ^tDQSCKDM (MAX) is defined as the maximum of ABS (^tDQSCK*n* - ^tDQSCK*m*) for any (^tDQSCK*n*, ^tDQSCK*m*) pair within any 1.6µs rolling window.



Figure 42: ^tDQSCKDS Timing






Notes: 1. ${}^{t}DQSCKDS = ({}^{t}DQSCKn - {}^{t}DQSCKm)$.

2. ^tDQSCKDS (MAX) is defined as the maximum of ABS (^tDQSCK*n* - ^tDQSCK*m*) for any (^tDQSCK*n*, ^tDQSCK*m*) pair for READs within a consecutive burst, within any 160ns rolling window.




Figure 43: Burst READ Followed by Burst WRITE – RL = 3, WL = 1, BL = 4



The minimum time from the burst READ command to the burst WRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE latency is RL + RU(t DQSCK(MAX)/ t CK) + BL/2 + 1 - WL clock cycles. Note that if a READ burst is truncated with a burst TERMINATE (BST) command, the effective burst length of the truncated READ burst should be used for BL when calculating the minimum READ-to-WRITE delay.

Figure 44: Seamless Burst READ - RL = 3, BL = 4, ^tCCD = 2



A seamless burst READ operation is supported by enabling a READ command at every other clock cycle for BL = 4 operation, every fourth clock cycle for BL = 8 operation, and every eighth clock cycle for BL = 16 operation. This operation is supported as long as the banks are activated, whether the accesses read the same or different banks.



DQS# DQS

DQ

READs Interrupted by a READ

A burst READ can be interrupted by another READ with a 4-bit burst boundary, provided that ^tCCD is met.

Т6 T8 T2 RL = 3 CA[9:0] Bank n $^{t}CCD = 2$ READ CMD **READ** NOP NOP NOP NOP NOP NOF NOF

Figure 45: READ Burst Interrupt Example – RL = 3, BL = 8, ^tCCD = 2

Transitioning data

Note: 1. READs can only be interrupted by other READs or the BST command.

Burst WRITE Command

The burst WRITE command is initiated with CS# LOW, CA0 HIGH, CA1 LOW, and CA2 LOW at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. Write latency (WL) is defined from the rising edge of the clock on which the WRITE command is issued to the rising edge of the clock from which the [†]DQSS delay is measured. The first valid data must be driven WL × [†]CK + [†]DQSS from the rising edge of the clock from which the WRITE command is issued. The data strobe signal (DQS) must be driven LOW [†]WPRE prior to data input. The burst cycle data bits must be applied to the DQ pins [†]DS prior to the associated edge of the DQS and held valid until [†]DH after that edge. Burst data is sampled on successive edges of the DQS until the 4-, 8-, or 16-bit burst length is completed. After a burst WRITE operation, [†]WR must be satisfied before a PRECHARGE command to the same bank can be issued.

Pin input timings are measured relative to the crosspoint of DQS and its complement, DQS#.



Figure 46: Data Input (WRITE) Timing




Figure 47: Burst WRITE - WL = 1, BL = 4








Figure 48: Burst WRITE Followed by Burst READ - RL = 3, WL = 1, BL = 4



Notes:

- The minimum number of clock cycles from the burst WRITE command to the burst READ command for any bank is [WL + 1 + BL/2 + RU(^tWTR/^tCK)].
- 2. tWTR starts at the rising edge of the clock after the last valid input data.
- 3. If a WRITE burst is truncated with a BST command, the effective burst length of the truncated WRITE burst should be used as BL to calculate the minimum WRITE-to-READ delay.

Figure 49: Seamless Burst WRITE - WL = 1, BL = 4, ^tCCD = 2



Note: 1. The seamless burst WRITE operation is supported by enabling a WRITE command every other clock for BL = 4 operation, every four clocks for BL = 8 operation, or every eight clocks for BL = 16 operation. This operation is supported for any activated bank.




WRITEs Interrupted by a WRITE

A burst WRITE can only be interrupted by another WRITE with a 4-bit burst boundary, provided that ^tCCD (MIN) is met.

A WRITE burst interrupt can occur on even clock cycles after the initial WRITE command, provided that ^tCCD (MIN) is met.

Figure 50: WRITE Burst Interrupt Timing – WL = 1, BL = 8, ^tCCD = 2



Notes:

- 1. WRITEs can only be interrupted by other WRITEs or the BST command.
- 2. The effective burst length of the first WRITE equals two times the number of clock cycles between the first WRITE and the interrupting WRITE.

BURST TERMINATE Command


The BURST TERMINATE (BST) command is initiated with CS# LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 LOW at the rising edge of the clock. A BST command can only be issued to terminate an active READ or WRITE burst. Therefore, a BST command can only be issued up to and including BL/2 - 1 clock cycles after a READ or WRITE command. The effective burst length of a READ or WRITE command truncated by a BST command is as follows:

- Effective burst length = 2 × (number of clock cycles from the READ or WRITE command to the BST command).
- If a READ or WRITE burst is truncated with a BST command, the effective burst length of the truncated burst should be used for BL when calculating the minimum READ-to-WRITE or WRITE-to-READ delay.
- The BST command only affects the most recent READ or WRITE command. The BST command truncates an ongoing READ burst RL \times ^tCK + ^tDQSCK + ^tDQSQ after the rising edge of the clock where the BST command is issued. The BST command truncates an ongoing WRITE burst WL \times ^tCK + ^tDQSS after the rising edge of the clock where the BST command is issued.

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 BURST TERMINATE Command

• The 4-bit prefetch architecture enables BST command assertion on even clock cycles following a WRITE or READ command. The effective burst length of a READ or WRITE command truncated by a BST command is thus an integer multiple of four.

Figure 51: Burst WRITE Truncated by BST - WL = 1, BL = 16




Notes:

- 1. The BST command truncates an ongoing WRITE burst WL × ^tCK + ^tDQSS after the rising edge of the clock where the BST command is issued.
- 2. BST can only be issued an even number of clock cycles after the WRITE command.
- 3. Additional BST commands are not supported after T4 and must not be issued until after the next READ or WRITE command.



Figure 52: Burst READ Truncated by BST - RL = 3, BL = 16




Notes:

- 1. The BST command truncates an ongoing READ burst (RL × ^tCK + ^tDQSCK + ^tDQSQ) after the rising edge of the clock where the BST command is issued.
- 2. BST can only be issued an even number of clock cycles after the READ command.
- 3. Additional BST commands are not supported after T4 and must not be issued until after the next READ or WRITE command.

Write Data Mask

On LPDDR2 devices, one write data mask (DM) pin for each data byte (DQ) is supported, consistent with the implementation on LPDDR SDRAM. Each DM can mask its respective DQ for any given cycle of the burst. Data mask timings match data bit timing, but are inputs only. Internal data mask loading is identical to data bit loading to ensure matched system timing.

Figure 53: Data Mask Timing








Figure 54: Write Data Mask - Second Data Bit Masked

Note: 1. For the data mask function, WL = 2, BL = 4 is shown; the second data bit is masked.

PRECHARGE Command

The PRECHARGE command is used to precharge or close a bank that has been activated. The PRECHARGE command is initiated with CS# LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The PRECHARGE command can be used to precharge each bank independently or all banks simultaneously. For 4-bank devices, the AB flag and bank address bits BA0 and BA1 are used to determine which bank(s) to precharge. For 8-bank devices, the AB flag and the bank address bits BA0, BA1, and BA2 are used to determine which bank(s) to precharge. The precharged bank(s) will be available for subsequent row access ^tRPab after an all bank PRECHARGE command is issued.

To ensure that 8-bank devices can meet the instantaneous current demand required to operate, the row precharge time (^tRP) for an all bank PRECHARGE in 8-bank devices (^tRPab) will be longer than the row precharge time for a single-bank PRECHARGE (^tRPpb). For 4-bank devices, ^tRPab is equal to ^tRPpb.

ACTIVATE to PRECHARGE timing is shown in ACTIVATE Command (page 61).



AB (CA4r)	BA2 (CA9r)	BA1 (CA8r)	BA0 (CA7r)	Precharged Bank(s) 4-Bank Device	Precharged Bank(s) 8-Bank Device
0	0	0	0	Bank 0 only	Bank 0 only
0	0	0	1	Bank 1 only	Bank 1 only
0	0	1	0	Bank 2 only	Bank 2 only
0	0	1	1	Bank 3 only	Bank 3 only
0	1	0	0	Bank 0 only	Bank 4 only
0	1	0	1	Bank 1 only	Bank 5 only
0	1	1	0	Bank 2 only	Bank 6 only
0	1	1	1	Bank 3 only	Bank 7 only
1	Don't Care	Don't Care	Don't Care	All banks	All banks


READ Burst Followed by PRECHARGE

For the earliest possible precharge, the PRECHARGE command can be issued BL/2 clock cycles after a READ command. A new bank ACTIVATE command can be issued to the same bank after the row precharge time (tRP) has elapsed. A PRECHARGE command cannot be issued until after tRAS is satisfied.

The minimum READ-to-PRECHARGE time (^tRTP) must also satisfy a minimum analog time from the rising clock edge that initiates the last 4-bit prefetch of a READ command. ^tRTP begins BL/2 - 2 clock cycles after the READ command.


If the burst is truncated by a BST command, the effective BL value is used to calculate when ^tRTP begins.

Figure 55: READ Burst Followed by PRECHARGE – RL = 3, BL = 8, RU(t RTP(MIN)/ t CK) = 2









WRITE Burst Followed by PRECHARGE

For WRITE cycles, a WRITE recovery time (tWR) must be provided before a PRECHARGE command can be issued. tWR delay is referenced from the completion of the burst WRITE. The PRECHARGE command must not be issued prior to the tWR delay. For WRITE-to-PRECHARGE timings see Table 44 (page 80).

These devices write data to the array in prefetch quadruples (prefetch = 4). An internal WRITE operation can only begin after a prefetch group has been completely latched.

The minimum WRITE-to-PRECHARGE time for commands to the same bank is WL + $BL/2 + 1 + RU({}^tWR/{}^tCK)$ clock cycles. For untruncated bursts, BL is the value set in the mode register. For truncated bursts, BL is the effective burst length.






Figure 57: WRITE Burst Followed by PRECHARGE - WL = 1, BL = 4

Auto Precharge

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the auto precharge function. When a READ or WRITE command is issued to the device, the auto precharge bit (AP) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ or WRITE cycle.

If AP is LOW when the READ or WRITE command is issued, then normal READ or WRITE burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ or WRITE command is issued, the auto precharge function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency), thus improving system performance for random data access.

READ Burst with Auto Precharge

If AP (CA0f) is HIGH when a READ command is issued, the READ with auto precharge function is engaged.


These devices start an auto precharge on the rising edge of the clock BL/2 or BL/2 - 2 + RU(^tRTP/^tCK) clock cycles later than the READ with auto precharge command, whichever is greater. For auto precharge calculations see Table 44 (page 80).

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 PRECHARGE Command

Following an auto precharge operation, an ACTIVATE command can be issued to the same bank if the following two conditions are satisfied simultaneously:

- The RAS precharge time (^tRP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (^tRC) from the previous bank activation has been satisfied.

Figure 58: READ Burst with Auto Precharge - RL = 3, BL = 4, RU(tRTP(MIN)/tCK) = 2



WRITE Burst with Auto Precharge

If AP (CA0f) is HIGH when a WRITE command is issued, the WRITE with auto precharge function is engaged. The device starts an auto precharge at the clock rising edge ^tWR cycles after the completion of the burst WRITE.

Following a WRITE with auto precharge, an ACTIVATE command can be issued to the same bank if the following two conditions are met:

- The RAS precharge time (^tRP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (tRC) from the previous bank activation has been satisfied.



Figure 59: WRITE Burst with Auto Precharge - WL = 1, BL = 4




Table 44: PRECHARGE and Auto Precharge Clarification

From Command	To Command	Minimum Delay Between Commands	Unit	Notes
READ	PRECHARGE to same bank as READ	BL/2 + MAX(2, RU(^t RTP/ ^t CK)) - 2	CLK	1
	PRECHARGE ALL	BL/2 + MAX(2, RU(^t RTP/ ^t CK)) - 2	CLK	1
BST	PRECHARGE to same bank as READ	1	CLK	1
	PRECHARGE ALL	1	CLK	1
READ w/AP	PRECHARGE to same bank as READ w/AP	BL/2 + MAX(2, RU(^t RTP/ ^t CK)) - 2	CLK	1, 2
	PRECHARGE ALL	BL/2 + MAX(2, RU(^t RTP/ ^t CK)) - 2	CLK	1
	ACTIVATE to same bank as READ w/AP	BL/2 + MAX(2, RU(^t RTP/ ^t CK)) - 2 + RU(^t RPpb/ ^t CK)	CLK	1
	WRITE or WRITE w/AP (same bank)	Illegal	CLK	3
	WRITE or WRITE w/AP (different bank)	$RL + BL/2 + RU(^tDQSCKmax/^tCK) - WL + 1$	CLK	3
	READ or READ w/AP (same bank)	Illegal	CLK	3
	READ or READ w/AP (different bank)	BL/2	CLK	3
WRITE	PRECHARGE to same bank as WRITE	WL + BL/2 + RU(^t WR/ ^t CK) + 1	CLK	1
	PRECHARGE ALL	$WL + BL/2 + RU(^tWR/^tCK) + 1$	CLK	1
BST	PRECHARGE to same bank as WRITE	WL + RU(^t WR/ ^t CK) + 1	CLK	1
	PRECHARGE ALL	WL + RU(^t WR/ ^t CK) + 1	CLK	1



Table 44: PRECHARGE and Auto Precharge Clarification (Continued)

From				
Command	To Command	Minimum Delay Between Commands	Unit	Notes
WRITE w/AP	PRECHARGE to same bank as WRITE w/AP	$WL + BL/2 + RU(^tWR/^tCK) + 1$	CLK	1, 2
	PRECHARGE ALL	$WL + BL/2 + RU(^tWR/^tCK) + 1$	CLK	1
	ACTIVATE to same bank as WRITE w/AP	$WL + BL/2 + RU(^tWR/^tCK) + 1 + RU(^tRPpb/^tCK)$	CLK	1
	WRITE or WRITE w/AP (same bank)	Illegal	CLK	3
	WRITE or WRITE w/AP (different bank)	BL/2	CLK	3
	READ or READ w/AP (same bank)	Illegal	CLK	3
	READ or READ w/AP (different bank)	$WL + BL/2 + RU(^tWTR/^tCK) + 1$	CLK	3
PRECHARGE	PRECHARGE to same bank as PRECHARGE	1	CLK	1
	PRECHARGE ALL	1	CLK	1
PRECHARGE	PRECHARGE	1	CLK	1
ALL	PRECHARGE ALL	1	CLK	1

- Notes: 1. For a given bank, the PRECHARGE period should be counted from the latest PRECHARGE command—either a one-bank PRECHARGE or PRECHARGE ALL—issued to that bank. The PRECHARGE period is satisfied after ^tRP, depending on the latest PRECHARGE command issued to that bank.
 - 2. Any command issued during the specified minimum delay time is illegal.
 - 3. After READ with auto precharge, seamless READ operations to different banks are supported. After WRITE with auto precharge, seamless WRITE operations to different banks are supported. READ with auto precharge and WRITE with auto precharge must not be interrupted or truncated.

REFRESH Command

The REFRESH command is initiated with CS# LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. Per-bank REFRESH is initiated with CA3 LOW at the rising edge of the clock, All-bank REFRESH is initiated with CA3 HIGH at the rising edge of the clock. Per-bank REFRESH is only supported in devices with eight banks.

A per-bank REFRESH command (REFpb) performs a per-bank REFRESH operation to the bank scheduled by the bank counter in the memory device. The bank sequence for per-bank REFRESH is fixed to be a sequential round-robin: 0-1-2-3-4-5-6-7-0-1-.... The bank count is synchronized between the controller and the SDRAM by resetting the bank count to zero. Synchronization can occur upon issuing a RESET command or at every exit from self refresh.

A bank must be idle before it can be refreshed. The controller must track the bank being refreshed by the per-bank REFRESH command.

The REFpb command must not be issued to the device until the following conditions have been met:

- tRFCab has been satisfied after the prior REFab command
- tRFCpb has been satisfied after the prior REFpb command
- tRP has been satisfied after the prior PRECHARGE command to that bank

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 REFRESH Command

tRRD has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than the one affected by the REFpb command)

The target bank is inaccessible during per-bank REFRESH cycle time (^tRFCpb), however, other banks within the device are accessible and can be addressed during the cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in an active state or accessed by a READ or WRITE command.

When the per-bank REFRESH cycle has completed, the affected bank will be in the idle state.

After issuing REFpb, the following conditions must be met:

- tRFCpb must be satisfied before issuing a REFab command
- tRFCpb must be satisfied before issuing an ACTIVATE command to the same bank
- tRRD must be satisfied before issuing an ACTIVATE command to a different bank
- tRFCpb must be satisfied before issuing another REFpb command

An all-bank REFRESH command (REFab) issues a REFRESH command to all banks. All banks must be idle when REFab is issued (for instance, by issuing a PRECHARGE ALL command prior to issuing an all-bank REFRESH command). REFab also synchronizes the bank count between the controller and the SDRAM to zero. The REFab command must not be issued to the device until the following conditions have been met:

- ^tRFCab has been satisfied following the prior REFab command
- tRFCpb has been satisfied following the prior REFpb command
- tRP has been satisfied following the prior PRECHARGE commands

After an all-bank REFRESH cycle has completed, all banks will be idle. After issuing REFab:

- tRFCab latency must be satisfied before issuing an ACTIVATE command
- ^tRFCab latency must be satisfied before issuing a REFab or REFpb command

Table 45: REFRESH Command Scheduling Separation Requirements

Symbol	Minimum Delay From	То	Notes
^t RFCab	REFab	REFab	
		ACTIVATE command to any bank	
		REFpb	
^t RFCpb	REFpb	REFab	
		ACTIVATE command to same bank as REFpb	
		REFpb	

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 REFRESH Command

Table 45: REFRESH Command Scheduling Separation Requirements (Continued)

Symbol	Minimum Delay From	То	Notes
^t RRD	REFpb	ACTIVATE command to a different bank than REFpb	
	ACTIVATE	REFpb	1
		ACTIVATE command to a different bank than the prior ACTIVATE command	

Note: 1. A bank must be in the idle state before it is refreshed, so REFab is prohibited following an ACTIVATE command. REFpb is supported only if it affects a bank that is in the idle

Mobile LPDDR2 devices provide significant flexibility in scheduling REFRESH commands as long as the required boundary conditions are met (see Figure 64 (page 88)).

In the most straightforward implementations, a REFRESH command should be scheduled every ^tREFI. In this case, self refresh can be entered at any time.

Users may choose to deviate from this regular refresh pattern, for instance, to enable a period in which no refresh is required. As an example, using a 1Gb LPDDR2 device, the user can choose to issue a refresh burst of 4096 REFRESH commands at the maximum supported rate (limited by ^tREFBW), followed by an extended period without issuing any REFRESH commands, until the refresh window is complete. The maximum supported time without REFRESH commands is calculated as follows: tREFW - (R/8) × tREFBW = ${}^{t}REFW - R \times 4 \times {}^{t}RFCab$.

For example, a 1Gb device at $T_C \le 85^{\circ}$ C can be operated without a refresh for up to 32ms - $4096 \times 4 \times 130$ ns ≈ 30ms.


Both the regular and the burst/pause patterns can satisfy refresh requirements if they are repeated in every 32ms window. It is critical to satisfy the refresh requirement in every rolling refresh window during refresh pattern transitions. The supported transition from a burst pattern to a regular distributed pattern is shown in Figure 61 (page 85). If this transition occurs immediately after the burst refresh phase, all rolling ^tREFW intervals will meet the minimum required number of REFRESH commands.

A nonsupported transition is shown in Figure 62 (page 86). In this example, the regular refresh pattern starts after the completion of the pause phase of the burst/pause refresh pattern. For several rolling ^tREFW intervals, the minimum number of REFRESH commands is not satisfied.

Understanding this pattern transition is extremely important, even when only one pattern is employed. In self refresh mode, a regular distributed refresh pattern must be assumed. Micron recommends entering self refresh mode immediately following the burst phase of a burst/pause refresh pattern; upon exiting self refresh, begin with the burst phase (see Figure 63 (page 87)).




Figure 60: Regular Distributed Refresh Pattern



- Notes: 1. Compared to repetitive burst REFRESH with subsequent REFRESH pause.
 - 2. As an example, in a 1Gb LPDDR2 device at $T_C \le 85^{\circ}C$, the distributed refresh pattern has one REFRESH command per 7.8µs; the burst refresh pattern has one REFRESH command per 0.52µs, followed by ≈ 30ms without any REFRESH command.




Figure 61: Supported Transition from Repetitive REFRESH Burst



- Notes: 1. Shown with subsequent REFRESH pause to regular distributed refresh pattern.
 - 2. As an example, in a 1Gb LPDDR2 device at $T_C \le 85^{\circ}C$, the distributed refresh pattern has one REFRESH command per 7.8µs; the burst refresh pattern has one REFRESH command per 0.52µs, followed by ≈ 30ms without any REFRESH command.




Figure 62: Nonsupported Transition from Repetitive REFRESH Burst



- Notes: 1. Shown with subsequent REFRESH pause to regular distributed refresh pattern.
 - 2. There are only ≈ 2048 REFRESH commands in the indicated ^tREFW window. This does not provide the required minimum number of REFRESH commands (R).



Figure 63: Recommended Self Refresh Entry and Exit



Note: 1. In conjunction with a burst/pause refresh pattern.

REFRESH Requirements

1. Minimum Number of REFRESH Commands

Mobile LPDDR2 requires a minimum number, R, of REFRESH (REFab) commands within any rolling refresh window (t REFW = 32 ms @ MR4[2:0] = 011 or t C \leq 85°C). For actual values per density and the resulting average refresh interval (t REFI), see Table 86 (page 150).

For ^tREFW and ^tREFI refresh multipliers at different MR4 settings, see the MR4 Device Temperature (MA[7:0] = 04h) table.

For devices supporting per-bank REFRESH, a REFab command can be replaced by a full cycle of eight REFpb commands.

2. Burst REFRESH Limitation

To limit current consumption, a maximum of eight REFab commands can be issued in any rolling t REFBW (t REFBW = $4 \times 8 \times {}^{t}$ RFCab). This condition does not apply if REFpb commands are used.

3. REFRESH Requirements and Self Refresh


If any time within a refresh window is spent in self refresh mode, the number of required REFRESH commands in that window is reduced to the following:

$$R' = RU \left(\frac{t_{SRF}}{t_{REFI}} \right) = R - RU \left(R \times \frac{t_{SRF}}{t_{REFW}} \right)$$

Where RU represents theround-up function.




Figure 64: ^tSRF Definition



Notes: 1. Time in self refresh mode is fully enclosed in the refresh window (tREFW).


- 2. At self refresh entry.
- 3. At self refresh exit.
- 4. Several intervals in self refresh during one ^tREFW interval. In this example, ^tSRF = ^tSRF1 + ^tSRF2.

Figure 65: All-Bank REFRESH Operation









Notes:

- 1. Prior to T0, the REFpb bank counter points to bank 0.
- Operations to banks other than the bank being refreshed are supported during the tRFCpb period.

SELF REFRESH Operation

The SELF REFRESH command can be used to retain data in the array, even if the rest of the system is powered down. When in the self refresh mode, the device retains data without external clocking. The device has a built-in timer to accommodate SELF RE-FRESH operation. The SELF REFRESH command is executed by taking CKE LOW, CS# LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock.

CKE must be HIGH during the clock cycle preceding a SELF REFRESH command. A NOP command must be driven in the clock cycle following the SELF REFRESH command. After the power-down command is registered, CKE must be held LOW to keep the device in self refresh mode.

Mobile LPDDR2 devices can operate in self refresh mode in both the standard and extended temperature ranges. These devices also manage self refresh power consumption when the operating temperature changes, resulting in the lowest possible power consumption across the operating temperature range. See Table 4 for details.

After the device has entered self refresh mode, all external signals other than CKE are "Don't Care." For proper self refresh operation, power supply pins $(V_{DD1}, V_{DD2}, V_{DD0},$ and V_{DDCA}) must be at valid levels. V_{DDO} can be turned off during self refresh. If V_{DDO} is turned off, V_{REFDO} must also be turned off. Prior to exiting self refresh, both V_{DDO} and V_{REFDO} must be within their respective minimum/maximum operating ranges (see the Single-Ended AC and DC Input Levels for DQ and DM table). V_{REFDO} can be at any level between 0 and V_{DDO}; V_{REFCA} can be at any level between 0 and V_{DDCA} during self refresh.

Before exiting self refresh, V_{REFDO} and V_{REFCA} must be within specified limits (see AC and DC Logic Input Measurement Levels for Single-Ended Signals (page 127)). After entering self refresh mode, the device initiates at least one all-bank REFRESH command internally during ^tCKESR. The clock is internally disabled during SELF REFRESH operation to save power. The device must remain in self refresh mode for at least ^tCKESR. The user can change the external clock frequency or halt the external clock one clock after self refresh entry is registered; however, the clock must be restarted and stable before the device can exit SELF REFRESH operation.




4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 SELF REFRESH Operation

Exiting self refresh requires a series of commands. First, the clock must be stable prior to CKE returning HIGH. After the self refresh exit is registered, a minimum delay, at least equal to the self refresh exit interval (^tXSR), must be satisfied before a valid command can be issued to the device. This provides completion time for any internal refresh in progress. For proper operation, CKE must remain HIGH throughout ^tXSR. NOP commands must be registered on each rising clock edge during ^tXSR.

Using self refresh mode introduces the possibility that an internally timed refresh event could be missed when CKE is driven HIGH for exit from self refresh mode. Upon exiting self refresh, at least one REFRESH command (one all-bank command or eight per-bank commands) must be issued before issuing a subsequent SELF REFRESH command.

Figure 67: SELF REFRESH Operation



Notes:

- 1. Input clock frequency can be changed or stopped during self refresh, provided that upon exiting self-refresh, a minimum of two cycles of stable clocks are provided, and the clock frequency is between the minimum and maximum frequencies for the particular speed grade.
- 2. The device must be in the all banks idle state prior to entering self refresh mode.
- 3. tXSR begins at the rising edge of the clock after CKE is driven HIGH.
- A valid command can be issued only after ^tXSR is satisfied. NOPs must be issued during ^tXSR.

Partial-Array Self Refresh - Bank Masking

Devices in densities of 64Mb–512Mb are comprised of four banks; densities of 1Gb and higher are comprised of eight banks. Each bank can be configured independently whether or not a SELF REFRESH operation will occur in that bank. One 8-bit mode register (accessible via the MRW command) is assigned to program the bank-masking status of each bank up to eight banks. For bank masking bit assignments, see the MR16 PASR Bank Mask (MA[7:0] = 010h) and MR16 Op-Code Bit Definitions tables.

The mask bit to the bank enables or disables a refresh operation of the entire memory space within the bank. If a bank is masked using the bank mask register, a REFRESH operation to the entire bank is blocked and bank data retention is not guaranteed in self refresh mode. To enable a REFRESH operation to a bank, the corresponding bank mask bit must be programmed as "unmasked." When a bank mask bit is unmasked, the array

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 SELF REFRESH Operation

space being refreshed within that bank is determined by the programmed status of the segment mask bits.

Partial-Array Self Refresh - Segment Masking

Programming segment mask bits is similar to programming bank mask bits. For densities 1Gb and higher, eight segments are used for masking (see the MR17 PASR Segment Mask (MA[7:0] = 011h) and MR17 PASR Segment Mask Definitions tables). A mode register is used for programming segment mask bits up to eight bits. For densities less than 1Gb, segment masking is not supported.

When the mask bit to an address range (represented as a segment) is programmed as "masked," a REFRESH operation to that segment is blocked. Conversely, when a segment mask bit to an address range is unmasked, refresh to that segment is enabled.

A segment masking scheme can be used in place of or in combination with a bank masking scheme. Each segment mask bit setting is applied across all banks. For segment masking bit assignments, see the tables noted above.

Table 46: Bank and Segment Masking Example

	Segment Mask (MR17)	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7
Bank Mask (MR16)		0	1	0	0	0	0	0	1
Segment 0	0	-	М	-	-	-	_	_	М
Segment 1	0	-	М	-	-	-	_	_	М
Segment 2	1	М	М	М	М	М	М	М	М
Segment 3	0	_	М	-	-	_	_	-	М
Segment 4	0	_	М	-	-	_	_	-	М
Segment 5	0	_	М	-	-	_	_	-	М
Segment 6	0	_	М	-	-	_	_	-	М
Segment 7	1	М	М	М	М	М	М	М	М

Note: 1. This table provides values for an 8-bank device with REFRESH operations masked to banks 1 and 7, and segments 2 and 7.



MODE REGISTER READ

The MODE REGISTER READ (MRR) command is used to read configuration and status data from SDRAM mode registers. The MRR command is initiated with CS# LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by CA1f–CA0f and CA9r–CA4r. The mode register contents are available on the first data beat of DQ[7:0] after RL × t CK + t DQSCK + t DQSQ and following the rising edge of the clock where MRR is issued. Subsequent data beats contain valid but undefined content, except in the case of the DQ calibration function, where subsequent data beats contain valid content as described in Table 48 (page 97). All DQS are toggled for the duration of the mode register READ burst.

The MRR command has a burst length of four. MRR operation (consisting of the MRR command and the corresponding data traffic) must not be interrupted. The MRR command period (th MRR) is two clock cycles.




Figure 68: MRR Timing – RL = 3, ^tMRR = 2

Notes:


- MRRs to DQ calibration registers MR32 and MR40 are described in DQ Calibration (page 96).
- 2. Only the NOP command is supported during ^tMRR.
- 3. Mode register data is valid only on DQ[7:0] on the first beat. Subsequent beats contain valid but undefined data. DQ[MAX:8] contain valid but undefined data for the duration of the MRR burst.
- 4. Minimum MRR to write latency is RL + RU(tDQSCKmax/tCK) + 4/2 + 1 WL clock cycles.
- 5. Minimum MRR to MRW latency is $RL + RU(^tDQSCKmax/^tCK) + 4/2 + 1$ clock cycles.

READ bursts and WRITE bursts cannot be truncated by MRR. Following a READ command, the MRR command must not be issued before BL/2 clock cycles have completed. Following a WRITE command, the MRR command must not be issued before WL + 1 + BL/2 + RU(t WTR/ t CK) clock cycles have completed. If a READ or WRITE burst is trunca-

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 MODE REGISTER READ

ted with a BST command, the effective burst length of the truncated burst should be used for the BL value.

Figure 69: READ to MRR Timing – RL = 3, ^tMRR = 2




Notes: 1. The minimum number of clock cycles from the burst READ command to the MRR command is BL/2.

2. Only the NOP command is supported during ^tMRR.



Figure 70: Burst WRITE Followed by MRR - RL = 3, WL = 1, BL = 4



Notes:

- The minimum number of clock cycles from the burst WRITE command to the MRR command is [WL + 1 + BL/2 + RU(^tWTR/^tCK)].
- 2. Only the NOP command is supported during ^tMRR.

Temperature Sensor

Mobile LPDDR2 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing derating is required in the extended temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device operating temperature can be used to determine whether operating temperature requirements are being met (see Operating Temperature Range table).

Temperature sensor data can be read from MR4 using the mode register read protocol. Upon exiting self-refresh or power-down, the device temperature status bits will be no older than ^tTSI.

When using the temperature sensor, the actual device case temperature may be higher than the operating temperature specification that applies for the standard or extended temperature ranges (see table noted above). For example, T_{CASE} could be above 85°C when MR4[2:0] equals 011b.

To ensure proper operation using the temperature sensor, applications must accommodate the parameters in the temperature sensor definitions table.

Table 47: Temperature Sensor Definitions and Operating Conditions

Parameter	Description	Symbol	Min/Max	Value	Unit
System temperature gradient	Maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C	TempGradient	MAX	System-dependent	°C/s
MR4 READ interval	Time period between MR4 READs from the system	ReadInterval	MAX	System-dependent	ms
Temperature sensor interval	Maximum delay between internal updates of MR4	^t TSI	MAX	32	ms
System response delay	Maximum response time from an MR4 READ to the system response	SysRespDelay	MAX	System-dependent	ms
Device temperature margin	Margin above maximum temperature to support controller response	TempMargin	MAX	2	°C

Mobile LPDDR2 devices accommodate the temperature margin between the point at which the device temperature enters the extended temperature range and the point at which the controller reconfigures the system accordingly. To determine the required MR4 polling frequency, the system must use the maximum TempGradient and the maximum response time of the system according to the following equation:

TempGradient × (ReadInterval + ${}^{t}TSI + SysRespDelay$) $\leq 2^{\circ}C$

For example, if TempGradient is 10°C/s and the SysRespDelay is 1ms:


$$\frac{10^{\circ}\text{C}}{\text{s}} \times (\text{ReadInterval} + 32\text{ms} + 1\text{ms}) \leq 2^{\circ}\text{C}$$

In this case, ReadInterval must not exceed 167ms.

95



Figure 71: Temperature Sensor Timing



TempGradient 2C MR4 Trip Level tTSI MR4 = 0x03MR4 = 0x86MR4 = 0x86MR4 = 0x86MR4 = 0x86Time Temperture sensor update ReadInterval SysRespDelay Host MR4 READ MRR MR4 = 0x03MRR MR4 = 0x86

DQ Calibration

Mobile LPDDR2 devices feature a DQ calibration function that outputs one of two predefined system timing calibration patterns. For x16 devices, pattern A (MRR to MRR32), and pattern B (MRR to MRR40), will return the specified pattern on DQ0 and DQ8; x32 devices return the specified pattern on DQ0, DQ8, DQ16, and DQ24.

For x16 devices, DQ[7:1] and DQ[15:9] drive the same information as DQ0 during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] drive the same information as DQ0 during the MRR burst. MRR DQ calibration commands can occur only in the idle state.



Т3 T6 CK# CK RL = 3CA[9:0] Reg 32 Reg 32 Reg 40 Reg 40 $^{t}MRR = 2$ $^{t}MRR = 2$ CMD NOP1 MRR NOP DQS# DQS Pattern A Pattern B DQ0 0 DQ[7:1] 0 ·x16 DQ8 0 0 0 DQ[15:9] 0 0 x32 DQ16 0 DQ[23:17] 0 DQ24 0 0 DQ[31:25] 0 0 Transitioning data Optionally driven the same as DQ0 or 0b

Figure 72: MR32 and MR40 DQ Calibration Timing - RL = 3, ^tMRR = 2

Note: 1. Only the NOP command is supported during ^tMRR.

Table 48: Data Calibration Pattern Description

Pattern	MR#	Bit Time 0	Bit Time 1	Bit Time 2	Bit Time 3	Description
Pattern A	MR32	1	0	1	0	Reads to MR32 return DQ calibration pattern A
Pattern B	MR40	0	0	1	1	Reads to MR40 return DQ calibration pattern B




MODE REGISTER WRITE Command

The MODE REGISTER WRITE (MRW) command is used to write configuration data to the mode registers. The MRW command is initiated with CS# LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by CA1f-CA0f, CA9r-CA4r. The data to be written to the mode register is contained in CA9f-CA2f. The MRW command period is defined by tMRW. MRWs to read-only registers have no impact on the functionality of the device.

MRW can only be issued when all banks are in the idle precharge state. One method of ensuring that the banks are in this state is to issue a PRECHARGE ALL command.

Figure 73: MODE REGISTER WRITE Timing – RL = 3, ^tMRW = 5



- 1. At time Ty, the device is in the idle state.
- 2. Only the NOP command is supported during ^tMRW.

Table 49: Truth Table for MRR and MRW

Current State	Command	Intermediate State	Next State	
All banks idle	MRR	Reading mode register, all banks idle	All banks idle	
	MRW	IRW Writing mode register, all banks idle		
	MRW (RESET)	Resetting, device auto initialization	All banks idle	
Bank(s) active	MRR	Reading mode register, bank(s) idle	Bank(s) active	
MRW Not		Not allowed	Not allowed	
	MRW (RESET)	Not allowed	Not allowed	

MRW RESET Command

The MRW RESET command brings the device to the device auto initialization (resetting) state in the power-on initialization sequence (see 2. RESET Command under Power-Up (page 47)). The MRW RESET command can be issued from the idle state. This command resets all mode registers to their default values. Only the NOP command is supported during tINIT4. After MRW RESET, boot timings must be observed until the device initialization sequence is complete and the device is in the idle state. Array data is undefined after the MRW RESET command has completed.

For MRW RESET timing, see Figure 33 (page 49).

MRW ZQ Calibration Commands

The MRW command is used to initiate a ZQ calibration command that calibrates output driver impedance across process, temperature, and voltage. LPDDR2-S4 devices support ZQ calibration. To achieve tighter tolerances, proper ZQ calibration must be performed.

There are four ZQ calibration commands and related timings: ^tZQINIT, ^tZQRESET, ^tZQCL, and ^tZQCS. ^tZQINIT is used for initialization calibration; ^tZQRESET is used for resetting ZQ to the default output impedance; ^tZQCL is used for long calibration(s); and ^tZQCS is used for short calibration(s). See the MR10 Calibration (MA[7:0] = 0Ah) table for ZQ calibration command code definitions.

ZQINIT must be performed for LPDDR2 devices. ZQINIT provides an output impedance accuracy of $\pm 15\%$. After initialization, the ZQ calibration long (ZQCL) can be used to recalibrate the system to an output impedance accuracy of $\pm 15\%$. A ZQ calibration short (ZQCS) can be used periodically to compensate for temperature and voltage drift in the system.

ZQRESET resets the output impedance calibration to a default accuracy of $\pm 30\%$ across process, voltage, and temperature. This command is used to ensure output impedance accuracy to $\pm 30\%$ when ZQCS and ZQCL commands are not used.

One ZQCS command can effectively correct at least 1.5% (ZQ correction) of output impedance errors within ^tZQCS for all speed bins, assuming the maximum sensitivities specified in Table 80 and Table 81 (page 142) are met. The appropriate interval between ZQCS commands can be determined using these tables and system-specific parameters.

Mobile LPDDR2 devices are subject to temperature drift rate ($T_{driftrate}$) and voltage drift rate ($V_{driftrate}$) in various applications. To accommodate drift rates and calculate the necessary interval between ZQCS commands, apply the following formula:

$$\frac{\mathrm{ZQ}_{\mathrm{correction}}}{(\mathrm{T}_{\mathrm{sens}} \times \mathrm{T}_{\mathrm{driftrate}}) \ + (\mathrm{V}_{\mathrm{sens}} \times \mathrm{V}_{\mathrm{driftrate}})}$$

Where T_{sens} = MAX ($dR_{ON}dT$) and V_{sens} = MAX ($dR_{ON}dV$) define temperature and voltage sensitivities.

For example, if $T_{sens} = 0.75\%$ /°C, $V_{sens} = 0.20\%$ /mV, $T_{driftrate} = 1$ °C/sec, and $V_{driftrate} = 15$ mV/sec, then the interval between ZQCS commands is calculated as:

$$\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4s$$


A ZQ calibration command can only be issued when the device is in the idle state with all banks precharged.

No other activities can be performed on the data bus during calibration periods (tZQINIT, tZQCL, or tZQCS). The quiet time on the data bus helps to accurately calibrate output impedance. There is no required quiet time after the ZQRESET command. If multiple devices share a single ZQ resistor, only one device can be calibrating at any given time. After calibration is complete, the ZQ ball circuitry is disabled to reduce power consumption.

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 MODE REGISTER WRITE Command

In systems sharing a ZQ resistor between devices, the controller must prevent ${}^t\!ZQINIT$, ${}^t\!ZQCS$, and ${}^t\!ZQCL$ overlap between the devices. ZQRESET overlap is acceptable. If the ZQ resistor is absent from the system, ZQ must be connected to V_{DDCA} . In this situation, the device must ignore ZQ calibration commands and the device will use the default calibration settings.

Figure 74: ZQ Timings



Notes

1. Only the NOP command is supported during ZQ calibrations.

100

- 2. CKE must be registered HIGH continuously during the calibration period.
- 3. All devices connected to the DQ bus should be High-Z during the calibration process.



ZQ External Resistor Value, Tolerance, and Capacitive Loading

To use the ZQ calibration function, a 240 ohm ($\pm 1\%$ tolerance) external resistor must be connected between the ZQ pin and ground. A single resistor can be used for each device or one resistor can be shared between multiple devices if the ZQ calibration timings for each device do not overlap. The total capacitive loading on the ZQ pin must be limited (see the Input/Output Capacitance table).

Power-Down

Power-down is entered synchronously when CKE is registered LOW and CS# is HIGH at the rising edge of clock. A NOP command must be driven in the clock cycle following power-down entry. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress. CKE can go LOW while any other operations such as ACTIVATE, PRECHARGE, auto precharge, or REFRESH are in progress, but the power-down $I_{\rm DD}$ specification will not be applied until such operations are complete.

If power-down occurs when all banks are idle, this mode is referred to as idle power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down.

Entering power-down deactivates the input and output buffers, excluding CK, CK#, and CKE. In power-down mode, CKE must be held LOW; all other input signals are "Don't Care." CKE LOW must be maintained until ^tCKE is satisfied. V_{REFCA} must be maintained at a valid level during power-down.


 V_{DDQ} can be turned off during power-down. If V_{DDQ} is turned off, V_{REFDQ} must also be turned off. Prior to exiting power-down, both V_{DDQ} and V_{REFDQ} must be within their respective minimum/maximum operating ranges (see AC and DC Operating Conditions).

No refresh operations are performed in power-down mode. The maximum duration in power-down mode is only limited by the refresh requirements outlined in REFRESH Command.

The power-down state is exited when CKE is registered HIGH. The controller must drive CS# HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until ^tCKE is satisfied. A valid, executable command can be applied with power-down exit latency ^tXP after CKE goes HIGH. Power-down exit latency is defined in the AC Timing section.



Figure 75: Power-Down Entry and Exit Timing



Note: 1. Input clock frequency can be changed or the input clock stopped during power-down, provided that the clock frequency is between the minimum and maximum specified frequencies for the speed grade in use, and that prior to power-down exit, a minimum of two stable clocks complete.

Figure 76: CKE Intensive Environment





Figure 77: REFRESH-to-REFRESH Timing in CKE Intensive Environments




Note: 1. The pattern shown can repeat over an extended period of time. With this pattern, all AC and DC timing and voltage specifications with temperature and voltage drift are ensured.




Figure 78: READ to Power-Down Entry





BL = 8





Notes:

- 1. CKE must be held HIGH until the end of the burst operation.
- 2. CKE can be registered LOW at $(RL + RU(^tDQSCK(MAX)/^tCK) + BL/2 + 1)$ clock cycles after the clock on which the READ command is registered.



Figure 79: READ with Auto Precharge to Power-Down Entry






Notes

- 1. CKE must be held HIGH until the end of the burst operation.
- 2. CKE can be registered LOW at (RL + RU(^tDQSCK/^tCK)+ BL/2 + 1) clock cycles after the clock on which the READ command is registered.
- 3. BL/2 with ${}^{t}RTP = 7.5 \text{ns}$ and ${}^{t}RAS$ (MIN) is satisfied.
- 4. Start internal PRECHARGE.




Figure 80: WRITE to Power-Down Entry

BL = 4



BL = 8




Note: 1. CKE can be registered LOW at (WL + 1 + BL/2 + RU(^tWR/^tCK)) clock cycles after the clock on which the WRITE command is registered.




Figure 81: WRITE with Auto Precharge to Power-Down Entry

BL = 4



BL = 8




106

Notes:

- 1. CKE can be registered LOW at (WL + 1 + BL/2 + RU(^tWR/^tCK + 1) clock cycles after the WRITE command is registered.
- 2. Start internal PRECHARGE.




Figure 82: REFRESH Command to Power-Down Entry




Note: 1. CKE can go LOW ^tIHCKE after the clock on which the REFRESH command is registered.

Figure 83: ACTIVATE Command to Power-Down Entry



Note: 1. CKE can go LOW at ^tIHCKE after the clock on which the ACTIVATE command is registered.

Figure 84: PRECHARGE Command to Power-Down Entry



Note: 1. CKE can go LOW ^tIHCKE after the clock on which the PRECHARGE command is registered.



DQS# DQS




Figure 85: MRR Command to Power-Down Entry

Note: 1. CKE can be registered LOW at (RL + RU(^tDQSCK/^tCK)+ BL/2 + 1) clock cycles after the clock on which the MRR command is registered.




Figure 86: MRW Command to Power-Down Entry

Note: 1. CKE can be registered LOW ^tMRW after the clock on which the MRW command is registered.

Deep Power-Down


Deep power-down (DPD) is entered when CKE is registered LOW with CS# LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of the clock. The NOP command must be driven in the clock cycle following power-down entry. CKE must not go LOW while MRR or MRW operations are in progress. CKE can go LOW while other operations such as ACTIVATE, auto precharge, PRECHARGE, or REFRESH are in progress, however, deep power-down $I_{\rm DD}$ specifications will not be applied until those operations complete. The contents of the array will be lost upon entering DPD mode.

In DPD mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry are disabled within the device. V_{REFDQ} can be at any level between 0 and V_{DDQ} , and V_{REFCA} can be at any level between 0 and V_{DDCA} during DPD. All power supplies (including V_{REF}) must be within the specified limits prior to exiting DPD (see AC and DC Operating Conditions).

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 Input Clock Frequency Changes and Stop Events

To exit DPD, CKE must be HIGH, ^tISCKE must be complete, and the clock must be stable. To resume operation, the device must be fully reinitialized using the power-up initialization sequence.

Figure 87: Deep Power-Down Entry and Exit Timing



Notes:

- 1. The initialization sequence can start at any time after Tx + 1.
- 2. ^tINIT3 and Tx + 1 refer to timings in the initialization sequence. For details, see Mode Register Definition.

Input Clock Frequency Changes and Stop Events

Input Clock Frequency Changes and Clock Stop with CKE LOW

During CKE LOW, Mobile LPDDR2 devices support input clock frequency changes and clock stop under the following conditions:

- Refresh requirements are met
- Only REFab or REFpb commands can be in process
- Any ACTIVATE or PRECHARGE commands have completed prior to changing the frequency
- Related timing conditions, ^tRCD and ^tRP, have been met prior to changing the frequency
- The initial clock frequency must be maintained for a minimum of two clock cycles after CKE goes LOW
- The clock satisfies ^tCH(abs) and ^tCL(abs) for a minimum of two clock cycles prior to CKE going HIGH

For input clock frequency changes, ^tCK(MIN) and ^tCK(MAX) must be met for each clock cycle.

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL, etc. These settings may require adjustment to meet minimum timing requirements at the target clock frequency.

For clock stop, CK is held LOW and CK# is held HIGH.

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 NO OPERATION Command

Input Clock Frequency Changes and Clock Stop with CKE HIGH

During CKE HIGH, LPDDR2 devices support input clock frequency changes and clock stop under the following conditions:

- REFRESH requirements are met
- Any ACTIVATE, READ, WRITE, PRECHARGE, MRW, or MRR commands must have completed, including any associated data bursts, prior to changing the frequency
- Related timing conditions, ^tRCD, ^tWR, ^tWRA, ^tRP, ^tMRW, and ^tMRR, etc., are met
- CS# must be held HIGH
- Only REFab or REFpb commands can be in process

The device is ready for normal operation after the clock satisfies ${}^{t}CH(abs)$ and ${}^{t}CL(abs)$ for a minimum of $2 \times {}^{t}CK + {}^{t}XP$.

For input clock frequency changes, ^tCK(MIN) and ^tCK(MAX) must be met for each clock cycle.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL, etc. These settings may require adjustment to meet minimum timing requirements at the target clock frequency.

For clock stop, CK is held LOW and CK# is held HIGH.

NO OPERATION Command

The NO OPERATION (NOP) command prevents the device from registering any unwanted commands issued between operations. A NOP command can only be issued at clock cycle N when the CKE level is constant for clock cycle N-1 and clock cycle N. The NOP command has two possible encodings: CS# HIGH at the clock rising edge N; and CS# LOW with CA0, CA1, CA2 HIGH at the clock rising edge N.

The NOP command will not terminate a previous operation that is still in process, such as a READ burst or WRITE burst cycle.

Simplified Bus Interface State Diagram


The state diagram (see Figure 88 (page 111)) provides a simplified illustration of the bus interface, supported state transitions, and the commands that control them. For a complete description of device behavior, use the information provided in the state diagram with the truth tables and timing specifications.

The truth tables describe device behavior and applicable restrictions when considering the actual state of all banks.

110



Figure 88: Simplified Bus Interface State Diagram



Note: 1. All banks are precharged in the idle state.



Truth Tables

Truth tables provide complementary information to the state diagram. They also clarify device behavior and applicable restrictions when considering the actual state of the banks.

Unspecified operations and timings are illegal. To ensure proper operation after an illegal event, the device must be powered down and then restarted using the specified initialization sequence before normal operation can continue.

Table 50: Command Truth Table

Notes 1-11 apply to all parameters conditions

		and Pin	S					CA	Pins					
	CKI	.												СК
Command	CK(n-1)	CK(n)	CS#	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	Edge
MRW	Н	Н	L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	<u> </u>
	Н	Н	Х	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	7_
MRR	Н	Н	L	L	L	L	Н	MA0	MA1	MA2	MA3	MA4	MA5	<u>-</u>
	Н	Н	Х	MA6	MA7			'	`	X				7_
REFRESH	Н	Н	L	L	L	Н	L			2	X			<u>-</u>
(per bank)	Н	Н	Х		'	'	·		X					7_
REFRESH	Н	Н	L	L	L	Н	Н				X			<u>-</u>
(all banks)	Н	Н	Х		•		•	, , , , , , , , , , , , , , , , , , ,	X					¬L
Enter self	Н	L	L	L	L	Н				Х				<u>-</u>
refresh	Х	L	Х		•	•			X					7L
ACTIVATE	Н	Н	L	L	Н	R8	R9	R10	R11	R12	BA0	BA1	BA2	<u>-</u>
(bank)	Н	Н	Х	R0	R1	R2	R3	R4	R5	R6	R7	R13	R14	7L
WRITE (bank)	Н	Н	L	Н	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	<u>_</u>
	Н	Н	Х	AP	C3	C4	C5	C6	C 7	C8	C9	C10	C11	¬L
READ (bank)	Н	Н	L	Н	L	Н	RFU	RFU	C1	C2	BA0	BA1	BA2	<u>-</u>
	Н	Н	Х	AP	C3	C4	C5	C6	С7	C8	C9	C10	C11	7L
PRECHARGE	Н	Н	L	Н	Н	L	Н	AB	Х	Х	BA0	BA1	BA2	<u>-</u> F
(bank)	Н	Н	Х		'		•	,	X		'			7L
BST	Н	Н	L	Н	Н	L	L			2	X			<u>-</u>
	Н	Н	Х		'	•	<u>'</u>		X					¬Ł
Enter DPD	Н	L	L	Н	Н	L				Х				<u>-</u>
	Х	L	Х		•			2	X					₹.
NOP	Н	Н	L	Н	Н	Н				Х				<u>_</u>
	Н	Н	Х					2	X					7L
Maintain PD,	L	L	L	Н	Н	Н				Х				<u>-</u>
SREF, DPD, (NOP)	L	L	Х		•	'			X					7_



Table 50: Command Truth Table (Continued)

Notes 1-11 apply to all parameters conditions

	Comm	and Pin	s					CA	Pins					
	CKI	E												СК
Command	CK(n-1)	CK(n)	CS#	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	Edge
NOP	Н	Н	Н		X								-	
	Н	Н	Х		X									7_
Maintain PD,	L	L	Н		X								-	
SREF, DPD, (NOP)	L	L	Х					2	X					Ŧ_
Enter power-	Н	L	Н					2	X					-
down	Х	L	Х		X								7_	
Exit PD, SREF,	L	Н	Н		X									
DPD	Х	Н	Х					2	X					7_

- Notes: 1. All commands are defined by the current state of CS#, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.
 - 2. Bank addresses (BA) determine which bank will be operated upon.
 - 3. AP HIGH during a READ or WRITE command indicates that an auto precharge will occur to the bank associated with the READ or WRITE command.
 - 4. X indicates a "Don't Care" state, with a defined logic level, either HIGH (H) or LOW (L).
 - 5. Self refresh exit and DPD exit are asynchronous.
 - 6. V_{RFF} must be between 0 and V_{DDO} during self refresh and DPD operation.
 - 7. CAxr refers to command/address bit "x" on the rising edge of clock.
 - 8. CAxf refers to command/address bit "x" on the falling edge of clock.
 - 9. CS# and CKE are sampled on the rising edge of the clock.
 - 10. Per-bank refresh is only supported in devices with eight banks.
 - 11. The least-significant column address C0 is not transmitted on the CA bus, and is inferred to be zero.

Table 51: CKE Truth Table

Notes 1-5 apply to all parameters and conditions; L = LOW, H = HIGH, X = "Don't Care"

Current State	CKEn-1	CKEn	CS#	Command n	Operation <i>n</i>	Next State	Notes
Active power-down	L	L	Х	Х	Maintain active power-down	Active power-down	
	L	Н	Н	NOP	Exit active power-down	Active	6, 7
Idle power-down	L	L	Х	Х	Maintain idle power-down	ldle power-down	
	L	Н	Н	NOP	Exit idle power-down	Idle	6, 7
Resetting idle power-down	L	L	Х	Х	Maintain resetting power-down	Resetting power-down	
	L	Н	Н	NOP	Exit resetting power-down	Idle or resetting	6, 7, 8



Table 51: CKE Truth Table (Continued)

Notes 1-5 apply to all parameters and conditions; L = LOW, H = HIGH, X = "Don't Care"

				Command			
Current State	CKEn-1	CKEn	CS#	n	Operation <i>n</i>	Next State	Notes
Deep power- down	L	L	Х	Х	Maintain deep power-down	Deep power-down	
	L	Н	Н	NOP	Exit deep power-down	Power-on	9
Self refresh	L	L	Х	Х	Maintain self refresh Self refresh		
	L	Н	Н	NOP	Exit self refresh	Idle	10, 11
Bank(s) active	Н	L	Н	NOP	Enter active power-down	Active power-down	
All banks idle	Н	L	Н	NOP	Enter idle power-down	ldle power-down	
	Н	L	L	Enter self refresh	Enter self refresh	Self refresh	
	Н	L	L	DPD	Enter deep power-down	Deep power-down	
Resetting	Н	L	Н	NOP	Enter resetting power-down	Resetting power-down	
Other states	Н	Н		Re	efer to the command truth table		

- Notes: 1. Current state = the state of the device immediately prior to the clock rising edge n.
 - 2. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
 - 3. CKEn = the logic state of CKE at clock rising edge n; CKEn-1 was the state of CKE at the previous clock edge.
 - 4. CS#= the logic state of CS# at the clock rising edge n.
 - 5. Command n = the command registered at clock edge n, and operation n is a result of command n.
 - 6. Power-down exit time (tXP) must elapse before any command other than NOP is issued.
 - 7. The clock must toggle at least twice prior to the ^tXP period.
 - 8. Upon exiting the resetting power-down state, the device will return to the idle state if ^tINIT5 has expired.
 - 9. The DPD exit procedure must be followed as described in Deep Power Down.
 - 10. Self refresh exit time (^tXSR) must elapse before any command other than NOP is issued.
 - 11. The clock must toggle at least twice prior to the ^tXSR time.

Table 52: Current State Bank n to Command to Bank n Truth Table

Notes 1-5 apply to all parameters and conditions

Current State	Command	Operation	Next State	Notes
Any	NOP	Continue previous operation	Current state	



Table 52: Current State Bank n to Command to Bank n Truth Table (Continued)

Notes 1-5 apply to all parameters and conditions

Current State	Command	Operation	Next State	Notes
Idle	ACTIVATE	Select and activate row	Active	
	Refresh (per bank)	Begin to refresh	Refreshing (per bank)	6
	Refresh (all banks)	Begin to refresh	Refreshing (all banks)	7
	MRW	Load value to mode register	MR writing	7
	MRR	Read value from mode register	Idle, MR reading	
	RESET	Begin device auto initialization	Resetting	7, 8
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	9, 10
Row active	READ	Select column and start read burst	Reading	
	WRITE	Select column and start write burst	Writing	
	MRR	Read value from mode register	Active MR reading	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	9
Reading	READ	Select column and start new read burst	Reading	11, 12
	WRITE	Select column and start write burst	Writing	11, 12, 13
	BST	Read burst terminate	Active	14
Writing	WRITE	Select column and start new write burst	Writing	11, 12
	READ	Select column and start read burst	Reading	11, 12, 15
	BST	Write burst terminate	Active	14
Power-on	MRW RESET	Begin device auto initialization	Resetting	7, 9
Resetting	MRR	Read value from mode register	Resetting MR reading	

Notes:

- 1. Values in this table apply when both CKEn -1 and CKEn are HIGH, and after ^tXSR or ^tXP has been met, if the previous state was power-down.
- 2. All states and sequences not shown are illegal or reserved.
- 3. Current state definitions:

Idle: The bank or banks have been precharged, and ^tRP has been met.

Active: A row in the bank has been activated, and ^tRCD has been met. No data bursts or accesses and no register accesses are in progress.

Reading: A READ burst has been initiated with auto precharge disabled and has not yet terminated or been terminated.

Writing: A WRITE burst has been initiated with auto precharge disabled and has not yet terminated or been terminated.

4. The states listed below must not be interrupted by a command issued to the same bank. NOP commands or supported commands to the other bank must be issued on any clock edge occurring during these states. Supported commands to the other banks are determined by that bank's current state, and the definitions given in Table 53 (page 116).

Precharge: Starts with registration of a PRECHARGE command and ends when ^tRP is met. After ^tRP is met, the bank is in the idle state.

Row activate: Starts with registration of an ACTIVATE command and ends when ^tRCD is met. After ^tRCD is met, the bank is in the active state.

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 Truth Tables

READ with AP enabled: Starts with registration of a READ command with auto precharge enabled and ends when ^tRP is met. After ^tRP is met, the bank is in the idle state.

WRITE with AP enabled: Starts with registration of a WRITE command with auto precharge enabled and ends when ^tRP is met. After ^tRP is met, the bank is in the idle state.

5. The states listed below must not be interrupted by any executable command. NOP commands must be applied to each rising clock edge during these states.

Refresh (per bank): Starts with registration of a REFRESH (per bank) command and ends when ^tRFCpb is met. After ^tRFCpb is met, the bank is in the idle state.

Refresh (all banks): Starts with registration of a REFRESH (all banks) command and ends when [†]RFCab is met. After [†]RFCab is met, the device is in the all banks idle state.

Idle MR reading: Starts with registration of the MRR command and ends when ^tMRR is met. After ^tMRR is met, the device is in the all banks idle state.

Resetting MR reading: Starts with registration of the MRR command and ends when ^tMRR is met. After ^tMRR is met, the device is in the all banks idle state.

Active MR reading: Starts with registration of the MRR command and ends when ^tMRR is met. After ^tMRR is met, the bank is in the active state.

MR writing: Starts with registration of the MRW command and ends when ^tMRW is met. After ^tMRW is met, the device is in the all banks idle state.

Precharging all: Starts with registration of a PRECHARGE ALL command and ends when [†]RP is met. After [†]RP is met, the device is in the all banks idle state.

- 6. Bank-specific; requires that the bank is idle and no bursts are in progress.
- 7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8. Not bank-specific.
- 9. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 10. If a PRECHARGE command is issued to a bank in the idle state, [†]RP still applies.
- 11. A command other than NOP should not be issued to the same bank while a burst READ or burst WRITE with auto precharge is enabled.
- 12. The new READ or WRITE command could be auto precharge enabled or auto precharge disabled.
- 13. A WRITE command can be issued after the completion of the READ burst; otherwise, a BST must be issued to end the READ prior to asserting a WRITE command.
- 14. Not bank-specific. The BST command affects the most recent READ/WRITE burst started by the most recent READ/WRITE command, regardless of bank.
- 15. A READ command can be issued after completion of the WRITE burst; otherwise, a BST must be used to end the WRITE prior to asserting another READ command.

Table 53: Current State Bank n to Command to Bank m Truth Table

Notes 1-6 apply to all parameters and conditions

Current State of Bank <i>n</i>	Command to Bank <i>m</i>	Operation	Next State for Bank <i>m</i>	Notes
Any	NOP	Continue previous operation	Current state of bank m	
Idle	Any	Any command supported to bank m	-	7



Table 53: Current State Bank n to Command to Bank m Truth Table (Continued)

Notes 1–6 apply to all parameters and conditions

Current State				
of Bank <i>n</i>	Command to Bank m	1	Next State for Bank m	Notes
Row activating,	ACTIVATE	Select and activate row in bank m	Active	8
active, or pre- charging	READ	Select column and start READ burst from bank <i>m</i>	Reading	9
	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	9
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
MRR		READ value from mode register	Idle MR reading or active MR reading	11, 12, 13
	BST	READ or WRITE burst terminates an ongoing READ/WRITE from/to bank m	Active	7
Reading (auto precharge	READ	Select column and start READ burst from bank <i>m</i>	Reading	9
disabled)	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	9, 14
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Writing (auto precharge	READ	Select column and start READ burst from bank <i>m</i>	Reading	9, 15
disabled)	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	9
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Reading with auto precharge	READ	Select column and start READ burst from bank <i>m</i>	Reading	9, 16
	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	9, 14, 16
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Writing with auto precharge	READ	Select column and start READ burst from bank <i>m</i>	Reading	9, 15, 16
	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	9, 16
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Power-on	MRW RESET	Begin device auto initialization	Resetting	17, 18
Resetting	MRR	Read value from mode register	Resetting MR reading	

- Notes: 1. This table applies when: the previous state was self refresh or power-down; after tXSR or ^tXP has been met; and both CKEn -1 and CKEn are HIGH.
 - 2. All states and sequences not shown are illegal or reserved.



4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 Truth Tables

3. Current state definitions:

Idle: The bank has been precharged and ^tRP has been met.

Active: A row in the bank has been activated, [†]RCD has been met, no data bursts or accesses and no register accesses are in progress.

Read: A READ burst has been initiated with auto precharge disabled and the READ has not yet terminated or been terminated.

Write: A WRITE burst has been initiated with auto precharge disabled and the WRITE has not yet terminated or been terminated.

- 4. Refresh, self refresh, and MRW commands can only be issued when all banks are idle.
- 5. A BST command cannot be issued to another bank; it applies only to the bank represented by the current state.
- 6. The states listed below must not be interrupted by any executable command. NOP commands must be applied during each clock cycle while in these states:

Idle MRR: Starts with registration of the MRR command and ends when ^tMRR has been met. After ^tMRR is met, the device is in the all banks idle state.

Reset MRR: Starts with registration of the MRR command and ends when ^tMRR has been met. After ^tMRR is met, the device is in the all banks idle state.

Active MRR: Starts with registration of the MRR command and ends when [†]MRR has been met. After [†]MRR is met, the bank is in the active state.

MRW: Starts with registration of the MRW command and ends when ^tMRW has been met. After ^tMRW is met, the device is in the all banks idle state.

- 7. BST is supported only if a READ or WRITE burst is ongoing.
- 8. t RRD must be met between the ACTIVATE command to bank n and any subsequent ACTIVATE command to bank m.
- READs or WRITEs listed in the command column include READs and WRITEs with or without auto precharge enabled.
- 10. This command may or may not be bank-specific. If all banks are being precharged, they must be in a valid state for precharging.
- 11. MRR is supported in the row-activating state.
- 12. MRR is supported in the precharging state.
- The next state for bank m depends on the current state of bank m (idle, row-activating, precharging, or active).
- 14. A WRITE command can be issued after the completion of the READ burst; otherwise a BST must be issued to end the READ prior to asserting a WRITE command.
- 15. A READ command can be issued after the completion of the WRITE burst; otherwise, a BST must be issued to end the WRITE prior to asserting another READ command.
- 16. A READ with auto precharge enabled or a WRITE with auto precharge enabled can be followed by any valid command to other banks provided that the timing restrictions in the PRECHARGE and Auto Precharge Clarification table are met.
- 17. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 18. RESET command is achieved through MODE REGISTER WRITE command.



4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 Truth Tables

Table 54: DM Truth Table

Functional Name DM		DQ	Notes
Write enable	L	Valid	1
Write inhibit	Н	X	1

Note: 1. Used to mask write data, and is provided simultaneously with the corresponding input data.



Electrical Specifications

Absolute Maximum Ratings

Stresses greater than those listed below may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this document is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 55: Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Unit	Notes
V _{DD1} supply voltage relative to V _{SS}	V _{DD1}	-0.4	+2.3	V	1
V_{DD2} supply voltage relative to V_{SS}	V _{DD2} (1.2V)	-0.4	+1.6	V	1
V _{DDCA} supply voltage relative to V _{SSCA}	V _{DDCA}	-0.4	+1.6	V	1, 2
V _{DDQ} supply voltage relative to V _{SSQ}	V _{DDQ}	-0.4	+1.6	V	1, 3
Voltage on any ball relative to V _{SS}	V _{IN} , V _{OUT}	-0.4	+1.6	V	
Storage temperature	T _{STG}	-55	+125	°C	4

- Notes: 1. See 1. Voltage Ramp under Power-Up (page 47).
 - 2. V_{REFCA} 0.6 $\leq V_{DDCA}$; however, V_{REFCA} may be $\geq V_{DDCA}$ provided that $V_{REFCA} \leq 300$ mV.
 - 3. V_{REFDQ} 0.6 $\leq V_{DDQ}$; however, V_{REFDQ} may be $\geq V_{DDQ}$ provided that $V_{REFDQ} \leq 300$ mV.
 - 4. Storage temperature is the case surface temperature on the center/top side of the device. For measurement conditions, refer to the JESD51-2 standard.

Input/Output Capacitance

Table 56: Input/Output Capacitance

Note 1 applies to all parameters and conditions

		LPDDR2 1066-466		LPDDR2	400-200		
Parameter	Symbol	MIN	MAX	MIN	MAX	Unit	Notes
Input capacitance, CK and CK#	C _{CK}	1.0	2.0	1.0	2.0	pF	2, 3
Input capacitance delta, CK and CK#	C _{DCK}	0	0.20	0	0.25	pF	2, 3, 4
Input capacitance, all other input- only pins	C _I	1.0	2.0	1.0	2.0	pF	2, 3, 5
Input capacitance delta, all other input- only pins	C _{DI}	-0.40	+0.40	-0.50	+0.50	pF	2, 3, 6
Input/output capacitance, DQ, DM, DQS, DQS#	C _{IO}	1.25	2.5	1.25	2.5	pF	2, 3, 7, 8
Input/output capacitance delta, DQS, DQS#	C _{DDQS}	0	0.25	0	0.30	pF	2, 3, 8, 9
Input/output capacitance delta, DQ, DM	C _{DIO}	-0.5	+0.5	-0.6	+0.6	pF	2, 3, 8, 10

Table 56: Input/Output Capacitance (Continued)

Note 1 applies to all parameters and conditions

		LPDDR2 1066-466		LPDDR2	400-200		
Parameter	Symbol	MIN	MAX	MIN	MAX	Unit	Notes
Input/output capacitance ZQ	C _{ZQ}	0	2.5	0	2.5	рF	2, 3, 11

- Notes: 1. $T_C 40^{\circ}C$ to $+105^{\circ}C$; $V_{DDQ} = 1.14 1.3V$; $V_{DDCA} = 1.14 1.3V$; $V_{DD1} = 1.7 1.95V$; $V_{DD2} = 1.28 1.14 1.3V$; $V_{DD1} = 1.7 1.95V$; $V_{DD2} = 1.28 1.14 1.3V$; $V_{DD1} = 1.7 1.95V$; $V_{DD2} = 1.28 1.14 1.3V$; $V_{DD1} = 1.7 1.95V$; $V_{DD2} = 1.28 1.14 1.3V$; $V_{DD1} = 1.7 1.95V$; $V_{DD2} = 1.28 1.14 1.3V$; $V_{DD1} = 1.7 1.95V$; $V_{DD2} = 1.28 1.14 1.3V$; $V_{DD2} = 1.14 1.3V$; $V_{DD2} = 1.28 1.14 1.3V$; $V_{DD2} = 1.14 1.3V$; $V_{DD2} = 1.14 1.3V$;
 - 2. This parameter applies to die devices only (does not include package capacitance).
 - 3. This parameter is not subject to production testing. It is verified by design and characterization. The capacitance is measured according to JEP147 (procedure for measuring input capacitance using a vector network analyzer), with V_{DD1}, V_{DD2}, V_{DD0}, V_{SS}, V_{SSCA}, and V_{SSQ} applied; all other pins are left floating.
 - 4. Absolute value of C_{CK} C_{CK#}.
 - 5. C_I applies to CS#, CKE, and CA[9:0].
 - 6. $C_{DI} = C_I 0.5 \times (C_{CK} + C_{CK} \#)$.
 - 7. DM loading matches DQ and DQS.
 - 8. MR3 I/O configuration drive strength OP[3:0] = 0001b (34.3 ohm typical).
 - 9. Absolute value of C_{DQS} and C_{DQS}#.
 - 10. $C_{DIO} = C_{IO} 0.5 \times (C_{DQS} + C_{DQS\#})$ in byte-lane.
 - 11. Maximum external load capacitance on ZQ pin: 5pF.

Electrical Specifications – IDD Specifications and Conditions

The following definitions and conditions are used in the I_{DD} measurement tables unless stated otherwise:

- LOW: $V_{IN} \le V_{IL(DC)max}$
- HIGH: $V_{IN} \ge V_{IH(DC)min}$
- STABLE: Inputs are stable at a HIGH or LOW level
- SWITCHING: See the following three tables

Table 57: Switching for CA Input Signals

Notes 1-3 apply to all parameters and conditions

	CK Rising/ CK#Falling	CK Falling/ CK# Rising						
Cycle	1	V	N -	+ 1	N + 2		N -	+ 3
CS#	HI	GH	HIG	GH	HIG	GH	HIG	GH
CA0	Н	L	L	L	L	Н	Н	Н
CA1	Н	Н	Н	L	L	L	L	Н
CA2	Н	L	L	L	L	Н	Н	Н
CA3	Н	Н	Н	L	L	L	L	Н
CA4	Н	L	L	L	L	Н	Н	Н
CA5	Н	Н	Н	L	L	L	L	Н
CA6	Н	L	L	L	L	Н	Н	Н
CA7	Н	Н	Н	L	L	L	L	Н



4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 Electrical Specifications – I_{DD} Specifications and Conditions

Table 57: Switching for CA Input Signals (Continued)

Notes 1-3 apply to all parameters and conditions

			CK Rising/ CK#Falling				_	
CA8	Н	L	L	L	L	Н	Н	Н
CA9	Н	Н	Н	L	L	L	L	Н

- Notes: 1. CS# must always be driven HIGH.
 - 2. For each clock cycle, 50% of the CA bus is changing between HIGH and LOW.
 - 3. The noted pattern (N, N + 1, N + 2, N + 3...) is used continuously during I_{DD} measurement for I_{DD} values that require switching on the CA bus.

Table 58: Switching for IDD4R

Clock	CKE	CS#	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	All DQ
Rising	Н	L	N	Read_Rising	HLH	LHLHLHL	L
Falling	Н	L	N	Read_Falling	LLL	LLLLLLL	L
Rising	Н	Н	N +1	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N + 1	NOP	HLH	LHLLHLH	L
Rising	Н	L	N + 2	Read_Rising	HLH	LHLLHLH	Н
Falling	Н	L	N + 2	Read_Falling	LLL	нннннн	Н
Rising	Н	Н	N + 3	NOP	LLL	нннннн	Н
Falling	Н	Н	N + 3	NOP	HLH	LHLHLHL	L

- Notes: 1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.
 - 2. The noted pattern (N, N + 1...) is used continuously during I_{DD} measurement for I_{DD4R} .

Table 59: Switching for IDD4W

Clock	CKE	CS#	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	All DQ
Rising	Н	L	N	Write_Rising	LLH	LHLHLHL	L
Falling	Н	L	N	Write_Falling	LLL	LLLLLLL	L
Rising	Н	Н	N +1	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N + 1	NOP	HLH	LHLLHLH	L
Rising	Н	L	N + 2	Write_Rising	LLH	LHLLHLH	Н
Falling	Н	L	N + 2	Write_Falling	LLL	нннннн	Н
Rising	Н	Н	N + 3	NOP	LLL	нннннн	Н
Falling	Н	Н	N + 3	NOP	HLH	LHLHLHL	L

- 1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.
- 2. Data masking (DM) must always be driven LOW.
- 3. The noted pattern (N, N + 1...) is used continuously during I_{DD} measurement for I_{DD4W} .



4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 Electrical Specifications – I_{DD} Specifications and Conditions

Table 60: I_{DD} Specification Parameters and Operating Conditions

Notes 1–3 apply to all parameters and conditions

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current (SDRAM): ^t CK = ^t CKmin;	I _{DD01}	V _{DD1}	
tRC = tRCmin; CKE is HIGH; CS# is HIGH between valid commands; CA bus in-	I _{DD02}	V _{DD2}	
puts are switching; Data bus inputs are stable	I _{DD0in}	V _{DDCA} , V _{DDQ}	4
Idle power-down standby current: ^t CK = ^t CKmin; CKE is LOW; CS# is HIGH;	I _{DD2P1}	V _{DD1}	
All banks are idle; CA bus inputs are switching; Data bus inputs are stable	I _{DD2P2}	V _{DD2}	
	I _{DD2P,in}	V _{DDCA} , V _{DDQ}	4
Idle power-down standby current with clock stop: CK = LOW, CK# =	I _{DD2PS1}	V _{DD1}	
HIGH; CKE is LOW; CS# is HIGH; All banks are idle; CA bus inputs are stable;	I _{DD2PS2}	V _{DD2}	
Data bus inputs are stable	I _{DD2PS,in}	V _{DDCA} , V _{DDQ}	4
Idle non-power-down standby current: ^t CK = ^t CKmin; CKE is HIGH; CS# is	I _{DD2N1}	V _{DD1}	
HIGH; All banks are idle; CA bus inputs are switching; Data bus inputs are sta-	I _{DD2N2}	V _{DD2}	
ble	I _{DD2N,in}	V _{DDCA} , V _{DDQ}	4
Idle non-power-down standby current with clock stopped: CK = LOW;	I _{DD2NS1}	V _{DD1}	
CK# = HIGH; CKE is HIGH; CS# is HIGH; All banks are idle; CA bus inputs are	I _{DD2NS2}	V _{DD2}	
stable; Data bus inputs are stable	I _{DD2NS,in}	V _{DDCA} , V _{DDQ}	4
Active power-down standby current: ^t CK = ^t CKmin; CKE is LOW; CS# is	I _{DD3P1}	V _{DD1}	
HIGH; One bank is active; CA bus inputs are switching; Data bus inputs are	I _{DD3P2}	V _{DD2}	
stable	I _{DD3P,in}	V _{DDCA} , V _{DDQ}	4
Active power-down standby current with clock stop: CK = LOW, CK# =	I _{DD3PS1}	V _{DD1}	
HIGH; CKE is LOW; CS# is HIGH; One bank is active; CA bus inputs are stable;	I _{DD3PS2}	V _{DD2}	
Data bus inputs are stable	I _{DD3PS,in}	V _{DDCA} , V _{DDQ}	4
Active non-power-down standby current: ^t CK = ^t CKmin; CKE is HIGH; CS#	I _{DD3N1}	V _{DD1}	
is HIGH; One bank is active; CA bus inputs are switching; Data bus inputs are	I _{DD3N2}	V _{DD2}	
stable	I _{DD3N,in}	V _{DD1} V _{DD2} V _{DDCA} , V _{DDQ} V _{DDCA} , V _{DDQ} V _{DDD2} V _{DDCA} , V _{DDQ} V _{DD1} V _{DD2} V _{DDCA} , V _{DDQ} V _{DD1} V _{DD2} V _{DDCA} , V _{DDQ} V _{DD1} V _{DD2} V _{DD2} V _{DD1} V _{DD2} V _{DD2} V _{DD2} V _{DD2} V _{DD1} V _{DD2} V _{DD1} V _{DD2} V _{DD2} V _{DD1} V _{DD2} V _{DD1}	4
Active non-power-down standby current with clock stopped: CK =	I _{DD3NS1}	V _{DD1}	
LOW, CK# = HIGH CKE is HIGH; CS# is HIGH; One bank is active; CA bus inputs	I _{DD3NS2}	V _{DD2}	
are stable; Data bus inputs are stable	I _{DD3NS,in}	V _{DDCA} , V _{DDQ}	V _{DD1} V _{DD2} CA, V _{DDQ} 4 V _{DD1} V _{DD2} CA, V _{DDQ} 5 V _{DD1} V _{DD2} CA, V _{DDQ} 5 V _{DD1} V _{DD2} CA, V _{DDQ} 5
Operating burst READ current: ^t CK = ^t CKmin; CS# is HIGH between valid	I _{DD4R1}	V _{DD1}	
commands; One bank is active; BL = 4; RL = RL (MIN); CA bus inputs are	I _{DD4R2}	V _{DD2}	
switching; 50% data change each burst transfer	I _{DD4R,in}	V _{DDCA}	
	I _{DD4RQ}	V_{DDQ}	5
Operating burst WRITE current: ^t CK = ^t CKmin; CS# is HIGH between valid	I _{DD4W1}	V _{DD1}	
commands; One bank is active; BL = 4; WL = WLmin; CA bus inputs are switch-	I _{DD4W2}	V _{DD2}	
ing; 50% data change each burst transfer	I _{DD4W,in}	V _{DDCA} , V _{DDQ}	4
All-bank REFRESH burst current: ^t CK = ^t CKmin; CKE is HIGH between valid	I _{DD51}	V _{DD1}	
commands; tRC = tRFCabmin; Burst refresh; CA bus inputs are switching; Data	I _{DD52}	V _{DD2}	
bus inputs are stable	I _{DD5IN}	V _{DDCA} , V _{DDQ}	4

Table 60: IDD Specification Parameters and Operating Conditions (Continued)

Notes 1-3 apply to all parameters and conditions

Parameter/Condition	Symbol	Power Supply	Notes
All-bank REFRESH average current (-30°C to +85°C): ^t CK = ^t CKmin; CKE is	I _{DD5AB1}	V _{DD1}	
HIGH between valid commands; ^t RC = ^t REFI; CA bus inputs are switching; Data	I _{DD5AB2}	V _{DD2}	
bus inputs are stable	I _{DD5AB,in}	V _{DDCA} , V _{DDQ}	4
All-bank REFRESH average current (+85°C to +105°C): ^t CK = ^t CKmin; CKE	I _{DD5ABET1}	V _{DD1}	
is HIGH between valid commands; ^t RC = ^t REFI; CA bus inputs are switching;	I _{DD5ABET2}	V _{DD2}	
bank REFRESH average current (-30°C to +85°C): ^t CK = ^t CKmin; CKE is H between valid commands; ^t RC = ^t REFI/8; CA bus inputs are switching; a bus inputs are stable bank REFRESH average current (+85°C to +105°C): ^t CK = ^t CKmin; CKE IGH between valid commands; ^t RC = ^t REFI/8; CA bus inputs are switching; a bus inputs are stable frefresh current (-30°C to +85°C): CK = LOW, CK# = HIGH; CKE is LOW;	I _{DD5AB,ETin}	V_{DDCA}, V_{DDQ}	4, 8
Per-bank REFRESH average current (–30°C to +85°C): ^t CK = ^t CKmin; CKE is	I _{DD5PB1}	V _{DD1}	6
	I _{DD5PB2}	V _{DD2}	6
HIGH between valid commands; ^t RC = ^t REFI/8; CA bus inputs are switching; Data bus inputs are stable I _{DD5PB2}	V_{DDCA} , V_{DDQ}	4, 6	
Per-bank REFRESH average current (+85°C to +105°C): ^t CK = ^t CKmin; CKE	I _{DD5PBET1}	V _{DD1}	6
s HIGH between valid commands; ^t RC = ^t REFI/8; CA bus inputs are switching;	I _{DD5PBET2}	V _{DD2}	6
Data bus inputs are stable	I _{DD5PB,ETin}	V _{DD1} V _{DD2} V _{DDCA} , V _{DDQ} V _{DD1} V _{DD2} V _{DDCA} , V _{DDQ} V _{DD1} V _{DD2} V _{DD2} V _{DD2} V _{DD2} V _{DD2} V _{DD2}	4, 6, 8
Self refresh current (-30°C to +85°C): CK = LOW, CK# = HIGH; CKE is LOW;	I _{DD61}	V _{DD1}	7
CA bus inputs are stable; Data bus inputs are stable; Maximum 1x self refresh	I _{DD62}	V _{DD2}	7
rate	I _{DD6IN}	V_{DDCA}, V_{DDQ}	4, 7
Self refresh current (+85°C to +105°C): CK = LOW, CK# = HIGH; CKE is	I _{DD6ET1}	V _{DD1}	7, 8
LOW; CA bus inputs are stable; Data bus inputs are stable	I _{DD6ET2}	V _{DD2}	7, 8
	I _{DD6ET,in}	V_{DDCA}, V_{DDQ}	4, 7, 8
Deep power-down current: CK = LOW, CK# = HIGH; CKE is LOW; CA bus in-	I _{DD81}	V _{DD1}	8
puts are stable; Data bus inputs are stable	I _{DD82}	V _{DD2}	8
	I	4, 8	

- Notes: 1. I_{DD} values are the maximum of the distribution of the arithmetic mean.
 - 2. I_{DD} current specifications are tested after the device is properly initialized.
 - 3. The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the extended temperature range.
 - 4. Measured currents are the sum of V_{DDQ} and V_{DDCA} .
 - 5. Guaranteed by design with output reference load and $R_{ON} = 40$ ohm.
 - 6. Per-bank REFRESH is only applicable for LPDDR2-S4 device densities 1Gb or higher.
 - 7. This is the general definition that applies to full-array self refresh.

124

8. I_{DD6ET}, I_{DD5ABET}, I_{DD5PBET}, and I_{DD8} are typical values, are sampled only, and are not tested.

AC and DC Operating Conditions

Operation or timing that is not specified is illegal. To ensure proper operation, the device must be initialized properly.

Table 61: Recommended DC Operating Conditions

		LPDDR2-S4B			
Symbol	Min	Тур Мах		Power Supply	Unit
V _{DD1} 1	1.70	1.80	1.95	Core power 1	V
V _{DD2}	1.14	1.20	1.30	Core power 2	V
V _{DDCA}	1.14	1.20	1.30	Input buffer power	V
V_{DDQ}	1.14	1.20	1.30	I/O buffer power	V

125

Note: 1. V_{DD1} uses significantly less power than V_{DD2} .

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 **AC and DC Operating Conditions**

Table 62: Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input leakage current: For CA, CKE, CS#, CK, CK#; Any input $0V \le V_{IN} \le V_{DDCA}$; (All other pins not under test = $0V$)	Ι _L	-2	2	μΑ	1
V_{REF} supply leakage current: $V_{REFDQ} = V_{DDQ}/2$, or $V_{REFCA} = V_{DDCA}/2$; (All other pins not under test = 0V)	I _{VREF}	-1	1	μΑ	2

- Notes: 1. Although DM is for input only, the DM leakage must match the DQ and DQS/DQS# output leakage specification.
 - 2. The minimum limit requirement is for testing purposes. The leakage current on V_{RFFCA} and V_{REFDQ} pins should be minimal.

Table 63: Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit
WT temperature range	T _{CASE} ¹	-30	+85	°C
AT temperature range		-40	+105	°C

- Notes: 1. Operating temperature is the case surface temperature at the center of the top side of the device. For measurement conditions, refer to the JESD51-2 standard.
 - 2. Some applications require operation in the maximum case temperature range, between 85°C and 105°C. For some LPDDR2 devices, derating may be necessary to operate in this range (see the MR4 Device Temperature (MA[7:0] = 04h) table).
 - 3. Either the device operating temperature or the temperature sensor can be used to set an appropriate refresh rate, determine the need for AC timing derating, and/or monitor the operating temperature (see Temperature Sensor (page 94)). When using the temperature sensor, the actual device case temperature may be higher than the T_{CASE} rating that applies for the operating temperature range. For example, T_{CASE} could be above 85°C when the temperature sensor indicates a temperature of less than 85°C.

126

AC and DC Logic Input Measurement Levels for Single-Ended Signals

Table 64: Single-Ended AC and DC Input Levels for CA and CS# Inputs

		LPDDR2-1066 to LPDDR2-466 LPDDR2-400 to LPDDR2-200					
Symbol	Parameter	Min	Max	Min	Мах	Unit	Notes
V _{IHCA(AC)}	AC input logic HIGH	V _{REF} + 0.220	Note 2	V _{REF} + 0.300	Note 2	V	1, 2
V _{ILCA(AC)}	AC input logic LOW	Note 2	V _{REF} - 0.220	Note 2	V _{REF} - 0.300	V	1, 2
V _{IHCA(DC)}	DC input logic HIGH	V _{REF} + 0.130	V _{DDCA}	V _{REF} + 0.200	V_{DDCA}	V	1
V _{ILCA(DC)}	DC input logic LOW	V _{SSCA}	V _{REF} - 0.130	V _{SSCA}	V _{REF} - 0.200	V	1
V _{REFCA(DC)}	Reference voltage for CA and CS# inputs	0.49 × V _{DDCA}	0.51 × V _{DDCA}	0.49 × V _{DDCA}	0.51 × V _{DDCA}	V	3, 4

- Notes: 1. For CA and CS# input-only pins. $V_{REF} = V_{REFCA(DC)}$.
 - 2. See Overshoot and Undershoot Definition.
 - 3. The AC peak noise on V_{REFCA} could prevent V_{REFCA} from deviating more than $\pm 1\%$ V_{DDCA} from $V_{REFCA(DC)}$ (for reference, approximately ± 12 mV).
 - 4. For reference, approximately $V_{DDCA}/2 \pm 12mV$.

Table 65: Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Unit	Notes
V _{IHCKE}	CKE input HIGH level	0.8 × V _{DDCA}	Note 1	V	1
V _{ILCKE}	CKE input LOW level	Note 1	$0.2 \times V_{DDCA}$	V	1

Note: 1. See Overshoot and Undershoot Definition.

Table 66: Single-Ended AC and DC Input Levels for DQ and DM

				LPDDR2-400 to	o LPDDR2-200		
Symbol	Parameter	Min	Мах	Min	Мах	Unit	Notes
V _{IHDQ(AC)}	AC input logic HIGH	V _{REF} + 0.220	Note 2	$V_{REF} + 0.300$	Note 2	٧	1, 2
V _{ILDQ(AC)}	AC input logic LOW	Note 2	V _{REF} - 0.220	Note 2	V _{REF} - 0.300	V	1, 2
V _{IHDQ(DC)}	DC input logic HIGH	V _{REF} + 0.130	V_{DDQ}	V _{REF} + 0.200	V_{DDQ}	V	1
V _{ILDQ(DC)}	DC input logic LOW	V _{SSQ}	V _{REF} - 0.130	V_{SSQ}	V _{REF} - 0.200	V	1
V _{REFDQ(DC)}	Reference voltage for DQ and DM inputs	0.49 × V _{DDQ}	0.51 × V _{DDQ}	0.49 × V _{DDQ}	0.51 × V _{DDQ}	V	3, 4


- Notes: 1. For DQ input-only pins. $V_{REF} = V_{REFDQ(DC)}$.
 - 2. See Overshoot and Undershoot Definition.
 - 3. The AC peak noise on V_{REFDO} could prevent V_{REFDO} from deviating more than $\pm 1\%$ V_{DDO} from $V_{REFDQ(DC)}$ (for reference, approximately $\pm 12mV$).
 - 4. For reference, approximately. V_{DDO}/2 ±12mV.

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 AC and DC Logic Input Measurement Levels for Single-Ended Signals

VREE Tolerances

The DC tolerance limits and AC noise limits for the reference voltages V_{REFCA} and V_{REFDQ} are illustrated below. This figure shows a valid reference voltage $V_{REF}(t)$ as a function of time. V_{DD} is used in place of V_{DDCA} for V_{REFCA} , and V_{DDQ} for V_{REFDQ} . $V_{REF(DC)}$ is the linear average of $V_{REF}(t)$ over a very long period of time (for example, 1 second) and is specified as a fraction of the linear average of V_{DDQ} or V_{DDCA} , also over a very long period of time (for example, 1 second). This average must meet the MIN/MAX requirements in Table 64 (page 127). Additionally, $V_{REF}(t)$ can temporarily deviate from $V_{REF(DC)}$ by no more than $\pm 1\%$ V_{DD} . $V_{REF}(t)$ cannot track noise on V_{DDQ} or V_{DDCA} if doing so would force V_{REF} outside these specifications.

Figure 89: V_{REF} DC Tolerance and V_{REF} AC Noise Limits



The voltage levels for setup and hold time measurements $V_{IH(AC)}$, $V_{IH(DC)}$, $V_{IL(AC)}$, and $V_{IL(DC)}$ are dependent on V_{REF} .

 V_{REF} DC variations affect the absolute voltage a signal must reach to achieve a valid HIGH or LOW, as well as the time from which setup and hold times are measured. When V_{REF} is outside the specified levels, devices will function correctly with appropriate timing deratings as long as:


- V_{REF} is maintained between 0.44 x V_{DDO} (or V_{DDCA}) and 0.56 x V_{DDO} (or V_{DDCA}), and
- the controller achieves the required single-ended AC and DC input levels from instantaneous V_{REF} (see Table 64 (page 127)).

System timing and voltage budgets must account for V_{REF} deviations outside this range.

The setup/hold specification and derating values must include time and voltage associated with V_{REF} AC noise. Timing and voltage effects due to AC noise on V_{REF} up to the specified limit (±1% V_{DD}) are included in LPDDR2 timings and their associated deratings.

Input Signal


Figure 90: LPDDR2-466 to LPDDR2-1066 Input Signal



Notes: 1. Numbers reflect typical values.

- 2. For CA[9:0], CK, CK#, and CS# V_{DD} stands for V_{DDCA} . For DQ, DM, DQS, and DQS#, V_{DD} stands for V_{DDO}.
- 3. For CA[9:0], CK, CK#, and CS# V_{SS} stands for V_{SSCA} . For DQ, DM, DQS, and DQS#, V_{SS} stands for V_{SSO}.

Figure 91: LPDDR2-200 to LPDDR2-400 Input Signal



- Notes: 1. Numbers reflect typical values.
 - 2. For CA[9:0], CK, CK#, and CS# V_{DD} stands for V_{DDCA} . For DQ, DM, DQS, and DQS#, V_{DD} stands for V_{DDQ} .
 - 3. For CA[9:0], CK, CK#, and CS# V_{SS} stands for V_{SSCA} . For DQ, DM, DQS, and DQS#, V_{SS} stands for V_{SSO}.



AC and DC Logic Input Measurement Levels for Differential Signals

Figure 92: Differential AC Swing Time and ^tDVAC




Table 67: Differential AC and DC Input Levels

For CK and CK#, $V_{REF} = V_{REFCA(DC)}$; For DQS and DQS# $V_{REF} = V_{REFDQ(DC)}$

		LPDDR2-1066 1	to LPDDR2-466	LPDDR2-400 to	o LPDDR2-200		
Symbol	Parameter	Min	Max	Min	Мах	Unit	Notes
$V_{IH,diff(AC)}$	Differential input HIGH AC	$2 \times (V_{IH(AC)} - V_{REF})$	Note 1	$2 \times (V_{IH(AC)} - V_{REF})$	Note 1	٧	2
V _{IL,diff(AC)}	Differential input LOW AC	Note 1	$2 \times (V_{REF} - V_{IL(AC)})$	Note 1	$2 \times (V_{REF} - V_{IL(AC)})$	V	2
$V_{IH,diff(DC)}$	Differential input HIGH	$2 \times (V_{IH(DC)} - V_{REF})$	Note 1	$2 \times (V_{IH(DC)} - V_{REF})$	Note 1	٧	3
V _{IL,diff(DC)}	Differential input LOW	Note 1	$2 \times (V_{REF} - V_{IL(DC)})$	Note 1	$2 \times (V_{REF} - V_{IL(DC)})$	V	3

Notes: 1. These values are not defined, however the single-ended signals CK, CK#, DQS, and DQS# must be within the respective limits (V_{IH(DC)max}, V_{IL(DC)min}) for single-ended signals and must comply with the specified limitations for overshoot and undershoot (see Overshoot and Undershoot Definition).



4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 AC and DC Logic Input Measurement Levels for Differential Signals

- 2. For CK and CK#, use $V_{IH}/V_{IL(AC)}$ of CA and V_{REFCA} ; for DQS and DQS#, use $V_{IH}/V_{IL(AC)}$ of DQ and V_{REFDQ} . If a reduced AC HIGH or AC LOW is used for a signal group, the reduced voltage level also applies.
- 3. Used to define a differential signal slew rate.

Table 68: CK/CK# and DQS/DQS# Time Requirements Before Ringback (†DVAC)

	^t DVAC (ps) at V _{IH} /V _{ILdiff(AC)} = 440mV	^t DVAC (ps) at V _{IH} /V _{ILdiff(AC)} = 600mV
Slew Rate (V/ns)	Min	Min
> 4.0	175	75
4.0	170	57
3.0	167	50
2.0	163	38
1.8	162	34
1.6	161	29
1.4	159	22
1.2	155	13
1.0	150	0
< 1.0	150	0


Single-Ended Requirements for Differential Signals

Each individual component of a differential signal (CK, CK#, DQS, and DQS#) must also comply with certain requirements for single-ended signals.

CK and CK# must meet $V_{SEH(AC)min}/V_{SEL(AC)max}$ in every half cycle. DQS, DQS# must meet $V_{SEH(AC)min}/V_{SEL(AC)max}$ in every half cycle preceding and following a valid transition.

The applicable AC levels for CA and DQ differ by speed bin.

Figure 93: Single-Ended Requirements for Differential Signals



Note that while CA and DQ signal requirements are referenced to V_{REF} , the single-ended components of differential signals also have a requirement with respect to $V_{DDO}/2$ for DQS, and $V_{DDCA}/2$ for CK.

The transition of single-ended signals through the AC levels is used to measure setup time. For single-ended components of differential signals, the requirement to reach $V_{\text{SEL(AC)max}}$ or $V_{\text{SEH(AC)min}}$ has no bearing on timing. This requirement does, however, add a restriction on the common mode characteristics of these signals (see "Single-Ended AC and DC Input Levels for CA and CS# Inputs" for CK/CK# single-ended requirements, and "Single-Ended AC and DC Input Levels for DQ and DM" for DQ and DQM single-ended requirements).

Table 69: Single-Ended Levels for CK, CK#, DQS, DQS#

		LPDDR2-1066 1	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
V _{SEH(AC)}	Single-ended HIGH level for strobes	(V _{DDQ} /2) + 0.220	Note 1	$(V_{DDQ}/2) + 0.300$	Note 1	V	2, 3
	Single-ended HIGH level for CK, CK#	$(V_{DDCA}/2) + 0.220$	Note 1	$(V_{DDCA}/2) + 0.300$	Note 1	V	2, 3
V _{SEL(AC)}	Single-ended LOW level for strobes	Note 1	(V _{DDQ} /2) - 0.220	Note 1	$(V_{DDQ}/2) + 0.300$	V	2, 3
	Single-ended LOW level for CK, CK#	Note 1	(V _{DDCA} /2) - 0.220	Note 1	$(V_{DDCA}/2) + 0.300$	V	2, 3

Notes: 1. These values are not defined, however, the single-ended signals CK, CK#, DQS0, DQS#0, DQS1, DQS1, DQS41, DQS2, DQS42, DQS3, DQS43 must be within the respective limits (V_{IH(DC)min}) for single-ended signals, and must comply with the specified limitations for overshoot and undershoot (See Overshoot and Undershoot Definition).

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 **AC and DC Logic Input Measurement Levels for Differential** Signals

- 2. For CK and CK#, use V_{SEH}/V_{SEL(AC)} of CA; for strobes (DQS[3:0] and DQS#[3:0]), use $V_{IH}/V_{IL(AC)}$ of DQ.
- 3. $V_{IH(AC)}$ and $V_{IL(AC)}$ for DQ are based on V_{REFDQ} ; $V_{SEH(AC)}$ and $V_{SEL(AC)}$ for CA are based on V_{REFCA}. If a reduced AC HIGH or AC LOW is used for a signal group, the reduced level applies.

Differential Input Crosspoint Voltage

To ensure tight setup and hold times as well as output skew parameters with respect to clock and strobe, each crosspoint voltage of differential input signals (CK, CK#, DQS, and DOS#) must meet the specifications in Table 69 (page 133). The differential input crosspoint voltage (V_{IX}) is measured from the actual crosspoint of the true signal and its and complement to the midlevel between V_{DD} and V_{SS}.

Figure 94: V_{IX} Definition




Table 70: Crosspoint Voltage for Differential Input Signals (CK, CK#, DQS, DQS#)

		LPDDR2-1066 to LPDDR2-200			
Symbol	Parameter	Min	Max	Unit	Notes
V _{IXCA(AC)}	Differential input crosspoint voltage relative to V _{DDCA} /2 for CK and CK#	-120	120	mV	1, 2
V _{IXDQ(AC)}	Differential input crosspoint voltage relative to $V_{DDQ}/2$ for DQS and DQ#	-120	120	mV	1, 2

- Notes: 1. The typical value of $V_{IX(AC)}$ is expected to be about $0.5 \times V_{DD}$ of the transmitting device, and it is expected to track variations in VDD. VIX(AC) indicates the voltage at which differential input signals must cross.
 - 2. For CK and CK#, $V_{REF} = V_{REFCA(DC)}$. For DQS and DQS#, $V_{REF} = V_{REFDO(DC)}$.

Input Slew Rate




Table 71: Differential Input Slew Rate Definition

	Measured ¹		
Description	From	То	Defined by
Differential input slew rate for rising edge (CK/CK# and DQS/DQS#)	$V_{\text{IL,diff,max}}$	$V_{IH,diff,min}$	$[V_{IH,diff,min}$ - $V_{IL,diff,max}]$ / ΔTR_{diff}
Differential input slew rate for falling edge (CK/CK# and DQS/DQS#)	$V_{IH,diff,min}$	$V_{IL,diff,max}$	[V _{IH,diff,min} - V _{IL,diff,max}] / ΔTF _{diff}

Note: 1. The differential signals (CK/CK# and DQS/DQS#) must be linear between these thresholds.

Figure 95: Differential Input Slew Rate Definition for CK, CK#, DQS, and DQS#



Output Characteristics and Operating Conditions

Table 72: Single-Ended AC and DC Output Levels

Symbol	Parameter		Value	Unit	Notes
V _{OH(AC)}	AC output HIGH measurement level (for output slew	rate)	V _{REF} + 0.12	V	
V _{OL(AC)}	AC output LOW measurement level (for output slew	AC output LOW measurement level (for output slew rate) DC output HIGH measurement level (for I-V curve linearity)		V	
V _{OH(DC)}	DC output HIGH measurement level (for I-V curve linearity)		0.9 x V _{DDQ}	V	1
V _{OL(DC)}	DC output LOW measurement level (for I-V curve linearity)		0.1 x V _{DDQ}	V	2
l _{oz}	Output leakage current (DQ, DM, DQS, DQS#); DQ,	MIN	-5	μA	
	DQS, DQS# are disabled; $0V \le V_{OUT} \le V_{DDQ}$	MAX	+5	μA	
MMpupd	Mpupd Delta output impedance between pull-up and pull-	MIN	-15	%	
	down for DQ/DM	MAX	+15	V V V V μΑ	

Notes: 1. $I_{OH} = -0.1 \text{mA}$.

2. $I_{OL} = 0.1 \text{mA}$.

Table 73: Differential AC and DC Output Levels

Symbol	Parameter	Value	Unit
V _{OHdiff(AC)}	AC differential output HIGH measurement level (for output SR)	+ 0.2 x V _{DDQ}	V
V _{OLdiff(AC)}	AC differential output LOW measurement level (for output SR)	- 0.2 x V _{DDQ}	V

Single-Ended Output Slew Rate

With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for single-ended signals.

Table 74: Single-Ended Output Slew Rate Definition

	Measured		
Description	From	То	Defined by
Single-ended output slew rate for rising edge	V _{OL(AC)}	V _{OH(AC)}	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta TR_{SE}$
Single-ended output slew rate for falling edge	V _{OH(AC)}	V _{OL(AC)}	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta TF_{SE}$

Note: 1. Output slew rate is verified by design and characterization and may not be subject to production testing.

Figure 96: Single-Ended Output Slew Rate Definition




Table 75: Single-Ended Output Slew Rate

Notes 1-5 apply to all parameters conditions

		Value		
Parameter	Symbol	Min	Max	Unit
Single-ended output slew rate (output impedance = $40\Omega \pm 30\%$)	SRQ _{SE}	1.5	3.5	V/ns
Single-ended output slew rate (output impedance = $60\Omega \pm 30\%$)	SRQ _{SE}	1.0	2.5	V/ns

136

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 **Output Characteristics and Operating Conditions**

Table 75: Single-Ended Output Slew Rate (Continued)

Notes 1-5 apply to all parameters conditions

		Val	Value	
Parameter	Symbol	Min	Мах	Unit
Output slew-rate-matching ratio (pull-up to pull-down)		0.7	1.4	_

- Notes: 1. Definitions: SR = slew rate; Q = output (similar to DQ = data-in, data-out); SE = singleended signals.
 - 2. Measured with output reference load.
 - 3. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage over the entire temperature and voltage range. For a given output, the ratio represents the maximum difference between pull-up and pull-down drivers due to process variation.
 - 4. The output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$.
 - 5. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one-half of DQ signals per data byte driving HIGH and one-half of DQ signals per data byte driving LOW.

Differential Output Slew Rate

With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between $V_{OL,diff(AC)}$ and $V_{OH,diff(AC)}$ for differential signals.

Table 76: Differential Output Slew Rate Definition

	Measured		
Description	From	То	Defined by
Differential output slew rate for rising edge	$V_{OL,diff(AC)}$	V _{OH,diff(AC)}	$[V_{OH,diff(AC)} - V_{OL,diff(AC)}] / \Delta TR_{diff}$
Differential output slew rate for falling edge	V _{OH,diff(AC)}	$V_{OL,diff(AC)}$	$[V_{OH,diff(AC)} - V_{OL,diff(AC)}] / \Delta TF_{diff}$

Note: 1. Output slew rate is verified by design and characterization and may not be subject to production testing.

Figure 97: Differential Output Slew Rate Definition




Table 77: Differential Output Slew Rate

		Value		
Parameter	Symbol	Min	Max	Unit
Differential output slew rate (output impedance = $40\Omega \pm 30\%$)	SRQ _{diff}	3.0	7.0	V/ns
Differential output slew rate (output impedance = $60\Omega \pm 30\%$)	SRQ _{diff}	2.0	5.0	V/ns

Notes:

- 1. Definitions: SR = slew rate; Q = output (similar to DQ = data-in, data-out); SE = single-ended signals.
- 2. Measured with output reference load.
- 3. The output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$.
- 4. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one-half of DQ signals per data byte driving HIGH and one-half of DQ signals per data byte driving LOW.

Table 78: AC Overshoot/Undershoot Specification

Applies for CA[9:0], CS#, CKE, CK, CK#, DQ, DQS, DQS#, DM


. ippines : e. d. (2:0)								
Parameter	1066	933	800	667	533	400	333	Unit
Maximum peak amplitude provided for overshoot area	0.35	0.35	0.35	0.35	0.35	0.35	0.35	V
Maximum peak amplitude provided for undershoot area	0.35	0.35	0.35	0.35	0.35	0.35	0.35	V
Maximum area above V _{DD} ¹	0.15	0.17	0.20	0.24	0.30	0.40	0.48	V/ns
Maximum area below V _{SS} ²	0.15	0.17	0.20	0.24	0.30	0.40	0.48	V/ns

138

Notes:

- V_{DD} stands for V_{DDCA} for CA[9:0], CK, CK#, CS#, and CKE. V_{DD} stands for V_{DDQ} for DQ, DM, DQS, and DQS#.
- 2. V_{SS} stands for V_{SSCA} for CA[9:0], CK, CK#, CS#, and CKE. V_{SS} stands for V_{SSQ} for DQ, DM, DQS, and DQS#.

Figure 98: Overshoot and Undershoot Definition



Notes: 1. V_{DD} stands for V_{DDCA} for CA[9:0], CK, CK#, CS#, and CKE. V_{DD} stands for V_{DDQ} for DQ, DM, DQS, and DQS#.


2. V_{SS} stands for V_{SSCA} for CA[9:0], CK, CK#, CS#, and CKE. V_{SS} stands for V_{SSQ} for DQ, DM, DQS, and DQS#.



HSUL_12 Driver Output Timing Reference Load

The timing reference loads are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally with one or more coaxial transmission lines terminated at the tester electronics.

Figure 99: HSUL_12 Driver Output Reference Load for Timing and Slew Rate



140

Note: 1. All output timing parameter values (^tDQSCK, ^tDQSQ, ^tQHS, ^tHZ, ^tRPRE etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.

Output Driver Impedance

Output driver impedance is selected by a mode register during initialization. To achieve tighter tolerances, ZQ calibration is required. Output specifications refer to the default output drive unless specifically stated otherwise. The output driver impedance $R_{\rm ON}$ is defined by the value of the external reference resistor $R_{\rm ZQ}$ as follows:

$$R_{ONPU} = \frac{V_{DDQ} - V_{OUT}}{ABS(I_{OUT})}$$


When R_{ONPD} is turned off.

$$R_{ONPD} = \frac{V_{OUT}}{ABS(I_{OUT})}$$

When R_{ONPU} is turned off.



Figure 100: Output Driver



Output Driver Impedance Characteristics with ZQ Calibration

Output driver impedance is defined by the value of the external reference resistor R_{ZO}. Typical R_{ZQ} is 240 ohms.

Table 79: Output Driver DC Electrical Characteristics with ZQ Calibration

Notes 1-4 apply to all parameters and conditions

R _{ONnom}	Resistor	V _{OUT}	Min	Тур	Max	Unit	Notes
34.3Ω	R _{ON34PD}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R _{ZQ} /7	
	R _{ON34PU}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R _{ZQ} /7	
40.0Ω	R _{ON40PD}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R _{ZQ} /6	
	R _{ON40PU}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R _{ZQ} /6	
48.0Ω	R _{ON48PD}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R _{ZQ} /5	
	R _{ON48PU}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R _{ZQ} /5	
60.0Ω	R _{ON60PD}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R _{ZQ} /4	
	R _{ON60PU}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R _{ZQ} /4	
80.0Ω	R _{ON80PD}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R _{ZQ} /3	
	R _{ON80PU}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R _{ZQ} /3	
120.0Ω	R _{ON120PD}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R _{ZQ} /2	
	R _{ON120PU}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R _{ZQ} /2	
Mismatch between pull-up and pull-down	MM_{PUPD}		-15.00		+15.00	%	5

- Notes: 1. Applies across entire operating temperature range after calibration.
 - 2. $R_{ZO} = 240\Omega$.
 - 3. The tolerance limits are specified after calibration, with fixed voltage and temperature. For behavior of the tolerance limits if temperature or voltage changes after calibration Output Driver Temperature and Voltage Sensitivity (page 142).
 - 4. Pull-down and pull-up output driver impedances should be calibrated at 0.5 x V_{DDO}.

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 **Output Driver Impedance**

5. Measurement definition for mismatch between pull-up and pull-down, MM_{PUPD}: Measure R_{ONPU} and R_{ONPD} , both at $0.5 \times V_{DDQ}$:

$$MM_{PUPD} = \frac{R_{ONPU} - R_{ONPD}}{R_{ON,nom}} \times 100$$

For example, with MM_{PUPD} (MAX) = 15% and R_{ONPD} = 0.85, RON_{PU} must be less than 1.0.

Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen.

Table 80: Output Driver Sensitivity Definition

Resistor	V _{OUT}	Min	Мах	Unit
R _{ONPD}	$0.5 \times V_{DDQ}$	$85 - (dR_{ON}dT \cdot \Delta T) - (dR_{ON}dV \cdot \Delta V)$	$115 + (dR_{ON}dT \cdot \Delta T) - (dR_{ON}dV \cdot \Delta V)$	%
R _{ONPU}				

- Notes: 1. $\Delta T = T T$ (at calibration). $\Delta V = V V$ (at calibration).
 - 2. dR_{ON}dT and dR_{ON}dV are not subject to production testing; they are verified by design and characterization.

Table 81: Output Driver Temperature and Voltage Sensitivity

Symbol	Parameter	Min	Max	Unit
R _{ONdT}	R _{ON} temperature sensitivity	0.00	0.75	%/°C
R _{ONdV}	R _{ON} voltage sensitivity	0.00	0.20	%/mV

Output Impedance Characteristics Without ZQ Calibration

Output driver impedance is defined by design and characterization as the default setting.

Table 82: Output Driver DC Electrical Characteristics Without ZQ Calibration

RON _{nom}	Resistor	V _{OUT}	Min	Тур	Max	Unit
34.3Ω	R _{ON34PD}	0.5 × V _{DDQ}	0.70	1.00	1.30	R _{ZQ} /7
	R _{ON34PU}	0.5 × V _{DDQ}	0.70	1.00	1.30	R _{ZQ} /7
40.0Ω	R _{ON40PD}	0.5 × V _{DDQ}	0.70	1.00	1.30	R _{ZQ} /6
	R _{ON40PU}	0.5 × V _{DDQ}	0.70	1.00	1.30	R _{ZQ} /6
48.0Ω	R _{ON48PD}	0.5 × V _{DDQ}	0.70	1.00	1.30	R _{ZQ} /5
	R _{ON48PU}	0.5 × V _{DDQ}	0.70	1.00	1.30	R _{ZQ} /5
60.0Ω	R _{ON60PD}	0.5 × V _{DDQ}	0.70	1.00	1.30	R _{ZQ} /4
	R _{ON60PU}	0.5 × V _{DDQ}	0.70	1.00	1.30	R _{ZQ} /4
80.0Ω	R _{ON80PD}	0.5 × V _{DDQ}	0.70	1.00	1.30	R _{ZQ} /3
	R _{ON80PU}	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R _{ZQ} /3

142



Table 82: Output Driver DC Electrical Characteristics Without ZQ Calibration (Continued)

RON _{nom}	Resistor	V _{OUT}	Min	Тур	Мах	Unit
120.0Ω	R _{ON120PD}	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R _{ZQ} /2
	R _{ON120PU}	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R _{ZQ} /2

Notes: 1. Applies across entire operating temperature range without calibration.

2. $R_{ZQ} = 240\Omega$.

Table 83: I-V Curves

	$R_{ON} = 240\Omega (R_{ZQ})$								
		Pull-I	Down		Pull-Up				
	(Current (mA)	/ R _{ON} (ohms)	Current (mA) / R _{ON} (ohms)				
	Default Value after			alue after					
		ESET		libration	_	ESET	With Calibration		
Voltage (V)	Min (mA)	Max (mA)	Min (mA)	Max (mA)	Min (mA)	Max (mA)	Min (mA)	Max (mA)	
0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	
0.05	0.19	0.32	0.21	0.26	-0.19	-0.32	-0.21	-0.26	
0.10	0.38	0.64	0.40	0.53	-0.38	-0.64	-0.40	-0.53	
0.15	0.56	0.94	0.60	0.78	-0.56	-0.94	-0.60	-0.78	
0.20	0.74	1.26	0.79	1.04	-0.74	-1.26	-0.79	-1.04	
0.25	0.92	1.57	0.98	1.29	-0.92	-1.57	-0.98	-1.29	
0.30	1.08	1.86	1.17	1.53	-1.08	-1.86	-1.17	-1.53	
0.35	1.25	2.17	1.35	1.79	-1.25	-2.17	-1.35	-1.79	
0.40	1.40	2.46	1.52	2.03	-1.40	-2.46	-1.52	-2.03	
0.45	1.54	2.74	1.69	2.26	-1.54	-2.74	-1.69	-2.26	
0.50	1.68	3.02	1.86	2.49	-1.68	-3.02	-1.86	-2.49	
0.55	1.81	3.30	2.02	2.72	-1.81	-3.30	-2.02	-2.72	
0.60	1.92	3.57	2.17	2.94	-1.92	-3.57	-2.17	-2.94	
0.65	2.02	3.83	2.32	3.15	-2.02	-3.83	-2.32	-3.15	
0.70	2.11	4.08	2.46	3.36	-2.11	-4.08	-2.46	-3.36	
0.75	2.19	4.31	2.58	3.55	-2.19	-4.31	-2.58	-3.55	
0.80	2.25	4.54	2.70	3.74	-2.25	-4.54	-2.70	-3.74	
0.85	2.30	4.74	2.81	3.91	-2.30	-4.74	-2.81	-3.91	
0.90	2.34	4.92	2.89	4.05	-2.34	-4.92	-2.89	-4.05	
0.95	2.37	5.08	2.97	4.23	-2.37	-5.08	-2.97	-4.23	
1.00	2.41	5.20	3.04	4.33	-2.41	-5.20	-3.04	-4.33	
1.05	2.43	5.31	3.09	4.44	-2.43	-5.31	-3.09	-4.44	
1.10	2.46	5.41	3.14	4.52	-2.46	-5.41	-3.14	-4.52	
1.15	2.48	5.48	3.19	4.59	-2.48	-5.48	-3.19	-4.59	
1.20	2.50	5.55	3.23	4.65	-2.50	-5.55	-3.23	-4.65	



Figure 101: Output Impedance = 240 Ohms, I-V Curves After ZQRESET







Figure 102: Output Impedance = 240 Ohms, I-V Curves After Calibration





Clock Specification

The specified clock jitter is a random jitter with Gaussian distribution. Input clocks violating minimum or maximum values may result in device malfunction.

Table 84: Definitions and Calculations

tCK(avg) and			Notes
nCK 2	The average clock period across any consecutive 200-cycle window. Each clock period is calculated from rising clock edge.	${}^{t}CK(avg) = \left(\sum_{j=1}^{N} {}^{t}CK_{j}\right)/N$	
t _C	Unit ^t CK(avg) represents the actual clock average CK(avg)of the input clock under operation. Unit a CK represents one clock cycle of the input clock, counting from actual clock edge to actual clock edge.	Where N = 200	
1	CK(avg)can change no more than ±1% within a 100-clock-cycle window, provided that all jitter and timing specifications are met.		
ri	The absolute clock period, as measured from one ising clock edge to the next consecutive rising clock edge.		1
_	The average HIGH pulse width, as calculated across any 200 consecutive HIGH pulses.	† CH(avg) = $\left(\sum_{j=1}^{N} {^{\dagger}}$ CH _j $\right) / (N \times {^{\dagger}}$ CK(avg)) Where N = 200	
	The average LOW pulse width, as calculated across any 200 consecutive LOW pulses.	${}^{t}CL(avg) = \left(\sum_{j=1}^{N} {}^{t}CL_{j}\right) / (N \times {}^{t}CK(avg))$ Where N = 200	
	The single-period jitter defined as the largest deviation of any signal ^t CK from ^t CK(avg).	tJIT(per) = min/max of $\left({}^{t}CK_{i} - {}^{t}CK(avg) \right)$ Where i = 1 to 200	1
^t JIT(per),act T	The actual clock jitter for a given system.		
^t JIT(per), T allowed	The specified clock period jitter allowance.		
tv	The absolute difference in clock periods between two consecutive clock cycles. [†] JIT(cc) defines the cycle-to-cycle jitter.	† JIT(cc) = max of $\left[^{\dagger}$ CK _{i+1} - † CK _i $\right]$	1
· · · · · · · · · · · · · · · · · · ·	The cumulative error across n multiple consecuive cycles from ${}^{t}CK(avg)$.	$t_{ERR(nper)} = \left(\sum_{j=i}^{i+n-1} t_{CK_j}\right) - (n \times t_{CK(avg)})$	1
· · · · · · · · · · · · · · · · · · ·	The actual cumulative error over n cycles for a given system.		
	The specified cumulative error allowance over <i>n</i> cycles.		
^t ERR(nper),min T	The minimum ^t ERR(nper).	† ERR(nper),min = (1 + 0.68LN(n)) × † JIT(per),min	2

Table 84: Definitions and Calculations (Continued)

Symbol	Description	Calculation	Notes
tERR(nper),max	The maximum ^t ERR(nper).	† ERR(nper),max = (1 + 0.68LN(n)) × † JIT(per),max	2
^t JIT(duty)	Defined with absolute and average specifications for ^t CH and ^t CL, respectively.	t JIT(duty),min = MIN((t CH(abs),min - t CH(avg),min), (t CL(abs),min - t CL(avg),min)) × t CK(avg)	
		t JIT(duty),max = MAX((t CH(abs),max - t CH(avg),max), (t CL(abs),max - t CL(avg),max)) × t CK(avg)	

- Notes: 1. Not subject to production testing.
 - 2. Using these equations, ^tERR(nper) tables can be generated for each ^tJIT(per), act value.

^tCK(abs), ^tCH(abs), and ^tCL(abs)

These parameters are specified with their average values; however, the relationship between the average timing and the absolute instantaneous timing (defined in the following table) is applicable at all times.

Table 85: tCK(abs), tCH(abs), and tCL(abs) Definitions

Parameter	Symbol	Minimum	Unit
Absolute clock period	tCK(abs)	^t CK(avg),min + ^t JIT(per),min	ps ¹
Absolute clock HIGH pulse width	tCH(abs)	^t CH(avg),min + ^t JIT(duty),min ² / ^t CK(avg)min	^t CK(avg)
Absolute clock LOW pulse width	tCL(abs)	^t CL(avg),min + ^t JIT(duty),min ² / ^t CK(avg)min	^t CK(avg)

- Notes: 1. ^tCK(avg), min is expressed in ps for this table.
 - 2. ^tJIT(duty),min is a negative value.

Clock Period Jitter

LPDDR2 devices can tolerate some clock period jitter without core timing parameter derating. This section describes device timing requirements with clock period jitter (tJIT(per)) in excess of the values found in the AC Timing section. Calculating cycle time derating and clock cycle derating are also described.

Clock Period Jitter Effects on Core Timing Parameters

Core timing parameters ([†]RCD, [†]RP, [†]RTP, [†]WR, [†]WRA, [†]WTR, [†]RC, [†]RAS, [†]RRD, [†]FAW) extend across multiple clock cycles. Clock period jitter impacts these parameters when measured in numbers of clock cycles. Within the specification limits, the device is characterized and verified to support ^tnPARAM = RU[^tPARAM/^tCK(avg)]. During device operation where clock jitter is outside specification limits, the number of clocks or ^tCK(avg), may need to be increased based on the values for each core timing parameter.

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 Clock Period Jitter

Cycle Time Derating for Core Timing Parameters

For a given number of clocks (^t*n*PARAM), when ^tCK(avg) and ^tERR(^t*n*PARAM), act exceed ^tERR(^t*n*PARAM), allowed, cycle time derating may be required for core timing parameters.

$$Cycle Time Derating = max \left[\frac{^t PARAM + ^t ERR(^t nPARAM), act - ^t ERR(^t nPARAM), allowed}{^t nPARAM} - ^t CK(avg) \right], 0 \right]$$

Cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time deratings determined for each individual core timing parameter.

Clock Cycle Derating for Core Timing Parameters

For each core timing parameter and a given number of clocks (^t*n*PARAM), clock cycle derating should be specified with ^tJIT(per).

For a given number of clocks (^t*n*PARAM), when ^tCK(avg) plus (^tERR(^t*n*PARAM),act) exceed the supported cumulative ^tERR(^t*n*PARAM),allowed, derating is required. If the equation below results in a positive value for a core timing parameter (^tCORE), the required clock cycle derating will be that positive value (in clocks).

$$ClockCycleDerating = RU \left\{ \frac{t_{PARAM} + t_{ERR}(t_{nPARAM}), act - t_{ERR}(t_{nPARAM}), allowed}{t_{CK}(avg)} \right\} - t_{nPARAM} + t_{exp}(t_{nPARAM}) + t$$

Cycle-time derating analysis should be conducted for each core timing parameter.

Clock Jitter Effects on Command/Address Timing Parameters

Command/address timing parameters (¹IS, ¹IH, ¹ISCKE, ¹IHCKE, ¹ISb, ¹IHb, ¹ISCKEb, ¹IHCKEb) are measured from a command/address signal (CKE, CS, or CA[9:0]) transition edge to its respective clock signal (CK/CK#) crossing. The specification values are not affected by the ¹JIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

Clock Jitter Effects on READ Timing Parameters

tRPRE

When the device is operated with input clock jitter, ^tRPRE must be derated by the ^tJIT(per),act,max of the input clock that exceeds ^tJIT(per),allowed,max. Output deratings are relative to the input clock:

$$t_{RPRE(min, derated)} = 0.9 - \left(\frac{t_{JIT(per), act, max} - t_{JIT(per), allowed, max}}{t_{CK(avg)}}\right)$$

148

For example, if the measured jitter into a LPDDR2-800 device has ${}^{t}CK(avg) = 2500ps$, ${}^{t}JIT(per)$, act, min = -172ps, and ${}^{t}JIT(per)$, act, max = +193ps, then ${}^{t}RPRE$, min, derated = 0.9 - (${}^{t}JIT(per)$, act, max - ${}^{t}JIT(per)$, allowed, max)/ ${}^{t}CK(avg) = 0.9$ - (193 - 100)/2500 = 0.8628 ${}^{t}CK(avg)$.

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 Clock Period Jitter

^tLZ(DQ), ^tHZ(DQ), ^tDQSCK, ^tLZ(DQS), ^tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal transition (DMn or DQm, where: n = 0, 1, 2, or 3; and m = DQ[31:0]), and specified timings must be met with respect to that clock edge. Therefore, they are not affected by ^tJIT(per).

tQSH, tQSL

These parameters are affected by duty cycle jitter, represented by ${}^tCH(abs)min$ and ${}^tCL(abs)min$. These parameters determine the absolute data valid window at the device pin. The absolute minimum data valid window at the device pin = min [(${}^tQSH(abs)min \times {}^tCK(avg)min - {}^tDQSQmax - {}^tQHSmax$), (${}^tQSL(abs)min \times {}^tCK(avg)min - {}^tDQSQmax - {}^tQHSmax$)]. This minimum data valid window must be met at the target frequency regardless of clock jitter.

tRPST

^tRPST is affected by duty cycle jitter, represented by ^tCL(abs). Therefore, ^tRPST(abs)min can be specified by ^tCL(abs)min. ^tRPST(abs)min = ^tCL(abs)min - 0.05 = ^tQSL(abs)min.

Clock Jitter Effects on WRITE Timing Parameters

tDS, tDH

These parameters are measured from a data signal (DM*n* or DQ*m*, where n = 0, 1, 2, 3; and m = DQ[31:0]) transition edge to its respective data strobe signal (DQS*n*, DQS*n*#: n = 0,1,2,3) crossing. The specification values are not affected by the amount of ^tJIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

^tDSS, ^tDSH

These parameters are measured from a data strobe signal crossing (DQSx, DQSx#) to its clock signal crossing (CK/CK#). The specification values are not affected by the amount of ^tJIT(per)) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

^tDQSS

^tDQSS is measured from the clock signal crossing (CK/CK#) to the first latching data strobe signal crossing (DQSx, DQSx#). When the device is operated with input clock jitter, this parameter must be derated by the actual ^tJIT(per),act of the input clock in excess of ^tJIT(per),allowed.

$$t_{DQSS(min, derated)} = 0.75 - \\ \\ \left[\frac{t_{JIT(per), act, min - } t_{JIT(per), allowed, min}}{t_{CK(avg)}} \right]$$

$$t_{DQSS(max,derated)} = 1.25 - \left(\frac{t_{JIT(per),act,max} - t_{JIT(per),allowed,max}}{t_{CK(avg)}}\right)$$

For example, if the measured jitter into an LPDDR2-800 device has ${}^{t}CK(avg) = 2500ps$, ${}^{t}JIT(per)$,act,min = -172ps, and ${}^{t}JIT(per)$,act,max = +193ps, then:

 $^t DQSS, (min, derated) = 0.75$ - $(^t JIT(per), act, min$ - $^t JIT(per), allowed, min)/^t CK(avg) = 0.75$ - (-172+100)/2500 = 0.7788 $^t CK(avg), and$

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 Refresh Requirements

 t DQSS,(max,derated) = 1.25 - (t JIT(per),act,max - t JIT(per),allowed,max)/ t CK(avg) = 1.25 - (193 - 100)/2500 = 1.2128 t CK(avg).

Refresh Requirements

Table 86: Refresh Requirement Parameters (Per Density)

Parameter		Symbol	64Mb	128Mb	256Mb	512Mb	1Gb	2Gb	4Gb	8Gb	Unit
Number of banks			4	4	4	4	8	8	8	8	
Refresh window: T _{CASE}	≤ 85°	tREFW	32	32	32	32	32	32	32	32	ms
Refresh window: 85°C < T _{CASE} ≤ 105°C		tREFW	8	8	8	8	8	8	8	8	ms
Required number of R commands (MIN)	EFRESH	R	2048	2048	4096	4096	4096	8192	8192	8192	
Average time be-	REFab	^t REFI	15.6	15.6	7.8	7.8	7.8	3.9	3.9	3.9	μs
tween REFRESH com- mands (for reference only) $T_{CASE} \le 85^{\circ}C$	REFpb	^t REFIpb	(REFpb	not suppo	orted belo	ow 1Gb)	0.975	0.4875	0.4875	0.4875	μs
Refresh cycle time		^t RFCab	90	90	90	90	130	130	130	210	ns
Per-bank REFRESH cycl	^t RFCpb		n	а		60	60	60	90	ns	
Burst REFRESH windov 4 × 8 × ^t RFCab	v =	^t REFBW	2.88	2.88	2.88	2.88	4.16	4.16	4.16	6.72	μs



AC Timing

Table 87: AC Timing

		Min/	^t CK	N Data Rate								
Parameter	Symbol	Max	Min	1066	933	800	667	533	400	333	Unit	Notes
Maximum frequency		-	-	533	466	400	333	266	200	166	MHz	
Clock Timing	•	'										
Average clock period	^t CK(avg)	MIN	_	1.875	2.15	2.5	3	3.75	5	6	ns	
		MAX	-	100	100	100	100	100	100	100		
Average HIGH pulse width	^t CH(avg)	MIN	_	0.45	0.45	0.45	0.45	0.45	0.45	0.45	^t CK	
		MAX	_	0.55	0.55	0.55	0.55	0.55	0.55	0.55	(avg)	
Average LOW pulse width	^t CL(avg)	MIN	_	0.45	0.45	0.45	0.45	0.45	0.45	0.45	^t CK	
		MAX	_	0.55	0.55	0.55	0.55	0.55	0.55	0.55	(avg)	
Absolute clock period	^t CK(abs)	MIN	_	^t CK(avg)min ± ^t JIT(per)min							ps	
Absolute clock HIGH pulse width	^t CH(abs)	MIN	_	0.43	0.43	0.43	0.43	0.43	0.43	0.43	^t CK	
		MAX	_	0.57	0.57	0.57	0.57	0.57	0.57	0.57	(avg)	
Absolute clock LOW pulse width	^t CL(abs)	MIN	_	0.43	0.43	0.43	0.43	0.43	0.43	0.43	^t CK	
		MAX	_	0.57	0.57	0.57	0.57	0.57	0.57	0.57	(avg)	
Clock period jitter	^t JIT(per),	MIN	_	-90	-95	-100	-110	-120	-140	-150	ps	
(with supported jitter)	allowed	MAX	_	90	95	100	110	120	140	150		
Maximum clock jitter between two consectuive clock cycles (with supported jitter)	^t JIT(cc), allowed	MAX	-	180	190	200	220	240	280	300	ps	
Duty cycle jitter (with supported jitter)	^t JIT(duty), allowed	MIN	-						g),min × ^t CK(a		ps	
		MAX	-						/g),max × ^t CK(a			
Cumulative errors across 2 cycles	^t ERR(2per),	MIN	-	-132	-140	-147	-162	-177	-206	-221	ps	
	allowed	MAX	-	132	140	147	162	177	206	221		
Cumulative errors across 3 cycles	tERR(3per),	MIN	_	-157	-166	-175	-192	-210	-245	-262	ps	
	allowed	MAX	_	157	166	175	192	210	245	262		
Cumulative errors across 4 cycles	^t ERR(4per),	MIN	_	-175	-185	-194	-214	-233	-272	-291	ps	
	allowed	MAX	_	175	185	194	214	233	272	291		
Cumulative errors across 5 cycles	tERR(5per),	MIN	_	-188	-199	-209	-230	-251	-293	-314	ps	
	allowed	MAX	_	188	199	209	230	251	293	314		
Cumulative errors across 6 cycles	tERR(6per),	MIN	_	-200	-211	-222	-244	-266	-311	-333	ps	
	allowed	MAX	_	200	211	222	244	266	311	333		
Cumulative errors across 7 cycles	tERR(7per),	MIN	_	-209	-221	-232	-256	-279	-325	-348	ps	
	allowed	MAX	_	209	221	232	256	279	325	348		



		Min/	^t CK			Da	ta Ra	te				
Parameter	Symbol	Max	Min	1066	933	800	667	533	400	333	Unit	Notes
Cumulative errors across 8 cycles	tERR(8per),	MIN	_	-217	-229	-241	-266	-290	-338	-362	ps	
•	allowed	MAX	_	217	229	241	266	290	338	362	-	
Cumulative errors across 9 cycles	tERR(9per),	MIN	_	-224	-237	-249	-274	-299	-349	-374	ps	
	allowed	MAX	_	224	237	249	274	299	349	374	-	
Cumulative errors across 10 cycles	tERR(10per),	MIN	_	-231	-244	-257	-282	-308	-359	-385	ps	
	allowed	MAX	_	231	244	257	282	308	359	385		
Cumulative errors across 11 cycles	tERR(11per),	MIN	_	-237	-250	-263	-289	-316	-368	-395	ps	
	allowed	MAX	_	237	250	263	289	316	368	395		
Cumulative errors across 12 cycles	tERR(12per),	MIN	_	-242	-256	-269	-296	-323	-377	-403	ps	
	allowed	MAX	_	242	256	269	296	323	377	403		
Cumulative errors across $n = 13$,	tERR(nper),	MIN	t	ERR(np	er),allc	wed,n	nin = (1 + 0.6	8ln(n))	×	ps	
14, 15, 49, 50 cycles	allowed					per),al						
		MAX	t	ERR(npe					8ln(n))) ×		
					JII(per),al	lowed,	max				
ZQ Calibration Parameters	t											
Initialization calibration time	tZQINIT	MIN	-	1	1	1	1	1	1	1	μs	
Long calibration time	^t ZQCL	MIN	6	360	360	360	360	360	360	360	ns	
Short calibration time	tZQCS	MIN	6	90	90	90	90	90	90	90	ns	
Calibration RESET time	tZQRESET	MIN	3	50	50	50	50	50	50	50	ns	
READ Parameters ³	1					ı		i		i		
DQS output access time from	^t DQSCK	MIN	_	2500	2500	2500	2500	2500		2500	ps	
CK/CK#		MAX	_	5500	5500	5500	5500	5500	5500	5500		
DQSCK delta short	^t DQSCKDS	MAX	_	330	380	450	540	670	900	1080	ps	4
DQSCK delta medium	tDQSCKDM	MAX	_	680	780	900	1050	1350	1800	1900	ps	5
DQSCK delta long	^t DQSCKDL	MAX	_	920	1050	1200	1400	1800	2400	_	ps	6
DQS-DQ skew	tDQSQ	MAX	_	200	220	240	280	340	400	500	ps	
Data-hold skew factor	^t QHS	MAX	_	230	260	280	340	400	480	600	ps	
DQS output HIGH pulse width	^t QSH	MIN	– ^t CH(abs) - 0.05						^t CK			
	4-		4277					(avg)				
DQS output LOW pulse width	^t QSL	MIN	- ^t CL(abs) - 0.05						tCK			
Data half paried	tour	NAINI	N – MIN (^t QSH, ^t QSL)					(avg)				
Data half period	^t QHP	MIN (^t QSH, ^t QSL)						(avg)				
DQ/DQS output hold time from DQS	^t QH	MIN	_	^t QHP - ^t QHS							ps	



		Min/	^t CK			Da	ta Ra	te				
Parameter	Symbol	Max	Min	1066	933	800	667	533	400	333	Unit	Notes
READ preamble	^t RPRE	MIN	_	0.9	0.9	0.9	0.9	0.9	0.9	0.9	^t CK	7
											(avg)	
READ postamble	^t RPST	MIN	_			tCL(abs) - (0.05			^t CK	8
					(avg)							
DQS Low-Z from clock	tLZ(DQS)	MIN	_			DQSCI		-			ps	
DQ Low-Z from clock	tLZ(DQ)	MIN	_	Ч		(MIN))	ps	
DQS High-Z from clock	tHZ(DQS)	MAX	_			DQSCK					ps	
DQ High-Z from clock	tHZ(DQ)	MAX	_	^t D(QSCK(I	MAX) +	+ (1.4 ×	^t DQS(Q(MAX	())	ps	
WRITE Parameters ³			ı					1		ı		
DQ and DM input hold time (V _{REF} based)	^t DH	MIN	_	210	235	270	350	430	480	600	ps	
DQ and DM input setup time (V _{REF} based)	^t DS	MIN	-	210	235	270	350	430	480	600	ps	
DQ and DM input pulse width	^t DIPW	MIN	-	0.35	0.35	0.35	0.35	0.35	0.35	0.35	^t CK (avg)	
Write command to first DQS latch-	^t DQSS	MIN	_	0.75	0.75	0.75	0.75	0.75	0.75	0.75	^t CK	
ing transition											(avg)	
		MAX	_	1.25	1.25	1.25	1.25	1.25	1.25	1.25	^t CK	
											(avg)	
DQS input high-level width	^t DQSH	MIN	_	0.4	0.4	0.4	0.4	0.4	0.4	0.4	^t CK (avg)	
DQS input low-level width	^t DQSL	MIN	_	0.4	0.4	0.4	0.4	0.4	0.4	0.4	^t CK (avg)	
DQS falling edge to CK setup time	^t DSS	MIN	-	0.2	0.2	0.2	0.2	0.2	0.2	0.2	^t CK (avg)	
DQS falling edge hold time from CK	^t DSH	MIN	_	0.2	0.2	0.2	0.2	0.2	0.2	0.2	^t CK (avg)	
Write postamble	tWPST	MIN	_	0.4	0.4	0.4	0.4	0.4	0.4	0.4	tCK	
											(avg)	
Write preamble	tWPRE	MIN	_	0.35	0.35	0.35	0.35	0.35	0.35	0.35	^t CK	
											(avg)	
CKE Input Parameters			,					,				
CKE minimum pulse width (HIGH and LOW pulse width)	^t CKE	MIN	3	3	3	3	3	3	3	3	^t CK (avg)	
CKE input setup time	^t ISCKE	MIN	_	0.25	0.25	0.25	0.25	0.25	0.25	0.25	^t CK	9
											(avg)	
CKE input hold time	^t IHCKE	MIN	_	0.25	0.25	0.25	0.25	0.25	0.25	0.25	^t CK	10
											(avg)	



		Min/	^t CK	Data Rate								
Parameter	Symbol	Max	Min	1066	933	800	667	533	400	333	Unit	Notes
Command Address Input Param	eters ³											
Address and control input setup time	^t IS	MIN	-	220	250	290	370	460	600	740	ps	11
Address and control input hold time	^t IH	MIN	-	220	250	290	370	460	600	740	ps	11
Address and control input pulse width	^t IPW	MIN	-	0.40	0.40	0.40	0.40	0.40	0.40	0.40	^t CK (avg)	
Boot Parameters (10 MHz-55 MH	1z) ^{12, 13, 14}	•	•							•		•
Clock cycle time	^t CKb	MAX MIN	-	100 18	100 18	100 18	100 18	100 18	100 18	100 18	ns	
CKE input setup time	^t ISCKEb	MIN	-	2.5	2.5	2.5	2.5	2.5	2.5	2.5	ns	
CKE input hold time	^t IHCKEb	MIN	_	2.5	2.5	2.5	2.5	2.5	2.5	2.5	ns	
Address and control input setup time	^t ISb	MIN	-	1150	1150	1150	1150	1150	1150	1150	ps	
Address and control input hold time	^t lHb	MIN	-	1150	1150	1150	1150	1150	1150	1150	ps	
DQS output data access time from CK/CK#	^t DQSCKb	MIN	-	2.0 10.0	2.0	2.0	2.0	2.0	2.0	2.0	ns	
Data strobe edge to output data edge	^t DQSQb	MAX	_	1.2	1.2	1.2	1.2	1.2	1.2	1.2	ns	
Data hold skew factor	^t QHSb	MAX	_	1.2	1.2	1.2	1.2	1.2	1.2	1.2	ns	
Mode Register Parameters		1										
MODE REGISTER WRITE command period	^t MRW	MIN	3	3	3	3	3	3	3	3	^t CK (avg)	
MODE REGISTER READ command period	^t MRR	MIN	2	2	2	2	2	2	2	2	^t CK (avg)	
Core Parameters ¹⁵		'	•	'	'	'	'	'	'	•	'	'
READ latency	RL	MIN	3	8	7	6	5	4	3	3	^t CK (avg)	
WRITE latency	WL	MIN	1	4	4	3	2	2	1	1	^t CK (avg)	
ACTIVATE-to-ACTIVATE command period	^t RC	MIN	-		5 + ^t RP ₁			•	-	-	ns	17
CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH)	^t CKESR	MIN	3	15	15	15	15	15	15	15	ns	
SELF REFRESH exit to next valid command delay	^t XSR	MIN	2			^t RF	Cab +	10			ns	



Notes 1–2 apply to all parameters and conditions. AC timing parameters must satisfy the ^tCK minimum conditions (in multiples of ^tCK) as well as the timing specifications when values for both are indicated.

		Min/	†CK			Da	ta Ra	te				
Parameter	Symbol	Max	Min	1066	933	800	667	533	400	333	Unit	Notes
Exit power-down to next valid command delay	^t XP	MIN	2	7.5	7.5	7.5	7.5	7.5	7.5	7.5	ns	
CAS-to-CAS delay	^t CCD	MIN	2	2	2	2	2	2	2	2	^t CK (avg)	
Internal READ to PRECHARGE command delay	^t RTP	MIN	2	7.5	7.5	7.5	7.5	7.5	7.5	7.5	ns	
RAS-to-CAS delay	^t RCD	Fast TYP	3	15 18	15 18	15 18	15 18	15 18	15 18	15 18	ns	
Beautiful distribution (single beauti)	tppl.		3									
Row precharge time (single bank)	^t RPpb	Fast	3	15	15	15	15	15	15	15	ns	
	4	TYP	3	18	18	18	18	18	18	18		
Row precharge time (all banks)	^t RPab 4-bank	Fast	3	15	15	15	15	15	15	15	ns	
		TYP	3	18	18	18	18	18	18	18		
Row precharge time (all banks)	^t RPab	Fast	3	18	18	18	18	18	18	18	ns	
	8-bank	TYP	3	21	21	21	21	21	21	21		
Row active time	^t RAS	MIN	3	42	42	42	42	42	42	42	ns	
		MAX	_	70	70	70	70	70	70	70	μs	
WRITE recovery time	^t WR	MIN	3	15	15	15	15	15	15	15	ns	
Internal WRITE-to-READ command delay	^t WTR	MIN	2	7.5	7.5	7.5	7.5	7.5	10	10	ns	
Active bank a to active bank b	^t RRD	MIN	2	10	10	10	10	10	10	10	ns	
Four-bank activate window	^t FAW	MIN	8	50	50	50	50	50	50	60	ns	
Minimum deep power-down time	^t DPD	MIN	_	500	500	500	500	500	500	500	μs	
Temperature Derating ¹⁶												'
^t DQSCK derating	^t DQSCK (derated)	MAX	-	5620	6000	6000	6000	6000	6000	6000	ps	
Core timing temperature derating	^t RCD (derated)	MIN	-			^t RC	D + 1.8	375			ns	
	^t RC (derated)	MIN	-			^t R(2 + 1.8	75			ns	
	^t RAS (derated)	MIN	-	^t RAS + 1.875						ns		
	^t RP (derated)	MIN	-			^t RF	P + 1.8	75			ns	
	^t RRD (derated)	MIN	-			^t RR	D + 1.8	375			ns	


Notes: 1. Frequency values are for reference only. Clock cycle time (tCK) is used to determine device capabilities.

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 AC Timing

- 2. All AC timings assume an input slew rate of 1 V/ns.
- 3. READ, WRITE, and input setup and hold values are referenced to V_{REF}.
- 4. ^tDQSCKDS is the absolute value of the difference between any two ^tDQSCK measurements (in a byte lane) within a contiguous sequence of bursts in a 160ns rolling window. ^tDQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is <10°C/s. Values do not include clock jitter.
- ^tDQSCKDM is the absolute value of the difference between any two ^tDQSCK measurements (in a byte lane) within a 1.6µs rolling window. ^tDQSCKDM is not tested and is guaranteed by design. Temperature drift in the system is <10°C/s. Values do not include clock jitter.
- ^tDQSCKDL is the absolute value of the difference between any two ^tDQSCK measurements (in a byte lane) within a 32ms rolling window. ^tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is <10°C/s. Values do not include clock jitter.

For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (V_{TT}). [†]HZ and [†]LZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for [†]RPST, [†]HZ(DQS) and [†]HZ(DQ)), or begins driving (for [†]RPRE, [†]LZ(DQS), [†]LZ(DQ)). The figure below shows a method to calculate the point when the device is no longer driving [†]HZ(DQS) and [†]HZ(DQ) or begins driving [†]LZ(DQS) and [†]LZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters [†]LZ(DQS), [†]LZ(DQ), [†]HZ(DQS), and [†]HZ(DQ) are defined as single-ended. The timing parameters [†]RPRE and [†]RPST are determined from the differential signal DQS/DQS#.

Output Transition Timing




- 7. Measured from the point when DQS/DQS# begins driving the signal, to the point when DQS/DQS# begins driving the first rising strobe edge.
- 8. Measured from the last falling strobe edge of DQS/DQS# to the point when DQS/DQS# finishes driving the signal.
- 9. CKE input setup time is measured from CKE reaching a HIGH/LOW voltage level to CK/CK# crossing.
- 10. CKE input hold time is measured from CK/CK# crossing to CKE reaching a HIGH/LOW voltage level.
- 11. Input setup/hold time for signal (CA[9:0], CS#).
- 12. To ensure device operation before the device is configured, a number of AC boot timing parameters are defined in this table. The letter b is appended to the boot parameter symbols (for example, ^tCK during boot is ^tCKb).

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 CA and CS# Setup, Hold, and Derating

- 13. Mobile LPDDR2 devices set some mode register default values upon receiving a RESET (MRW) command, as specified in Mode Register Definition.
- 14. The output skew parameters are measured with default output impedance settings using the reference load.
- 15. The minimum ^tCK column applies only when ^tCK is greater than 6ns.
- 16. Timing derating applies for operation at 85°C to 105°C when the requirement to derate is indicated by mode register 4 op-code (see the MR4 Device Temperature (MA[7:0] = 04h) table).
- 17. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in reduction of the product lifetime.

Figure 103: Command Input Setup and Hold Timing



Notes:

- 1. The setup and hold timing shown applies to all commands.
- 2. Setup and hold conditions also apply to the CKE pin. For timing diagrams related to the CKE pin, see Power-Down (page 101).

CA and CS# Setup, Hold, and Derating

For all input signals (CA and CS#), the total required setup time (tIS) and hold time (tIH) is calculated by adding the data sheet tIS (base) and tIH (base) values to the $\Delta {}^tIS$ and $\Delta {}^tIH$ derating values, respectively. Example: tIS (total setup time) = tIS (base) + $\Delta {}^tIS$. (See the series of tables following this section.)

The typical setup slew rate (t IS) for a rising signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IH(AC)min}$. The typical setup slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IL(AC)max}$. If the actual signal is consistently earlier than the typical slew rate line between the shaded $V_{REF(DC)}$ -to-(AC) region, use the typical slew rate for the derating value (see Figure 104 (page 160)). If the actual signal is later than the typical slew rate line anywhere between the shaded $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see Figure 106 (page 162)).

The hold (tIH) typical slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(DC)max}$ and the first crossing of $V_{REF(DC)}$. The hold (tIH) typical slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(DC)min}$



4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 CA and CS# Setup, Hold, and Derating

and the first crossing of $V_{REF(DC)}$. If the actual signal is consistently later than the typical slew rate line between the shaded DC-to- $V_{REF(DC)}$ region, use the typical slew rate for the derating value (see Figure 105 (page 161)). If the actual signal is earlier than the typical slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$ region, the slew rate of a tangent line to the actual signal from the DC level to $V_{REF(DC)}$ level is used for the derating value (see Figure 107 (page 163)).

For a valid transition, the input signal must remain above or below $V_{\rm IH}/V_{\rm IL(AC)}$ for a specified time, ^tVAC (see Table 92 (page 159)).

For slow slew rates the total setup time could be a negative value (that is, a valid input signal will not have reached $V_{IH}/V_{IL(AC)}$ at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach $V_{IH}/V_{IL(AC)}$.

For slew rates between the values listed in Table 90, the derating values are obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.

Table 88: CA and CS# Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)

			Data	Rate			
Parameter	1066	933	800	667	533	466	Reference
^t IS (base)	0	30	70	150	240	300	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 220 \text{mV}$
tIH (base)	90	120	160	240	330	390	$V_{IH}/V_{IL(DC)} = V_{REF(DC)} \pm 130 \text{mV}$

Note: 1. AC/DC referenced for 1 V/ns CA and CS# slew rate, and 2 V/ns differential CK/CK# slew rate.

Table 89: CA and CS# Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)

		Data	Rate		
Parameter	400	333	255	200	Reference
tIS (base)	300	440	600	850	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 300 \text{mV}$
^t IH (base)	400	540	700	950	$V_{IH}/V_{IL(DC)} = V_{REF(DC)} \pm 200 \text{mV}$

158

Note: 1. AC/DC referenced for 1 V/ns CA and CS# slew rate, and 2 V/ns differential CK/CK# slew rate.



Table 90: Derating Values for AC/DC-Based ^tIS/^tIH (AC220)

 $\Delta^t IS$, $\Delta^t IH$ derating in ps

							CK,	CK# D	iffere	ntial	Slew I	Rate					
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8 V/ns 1.6 V/ns			1.4 V/ns		1.2 V/ns		1.0 V/ns		
		Δ ^t IS	$\Delta^{t}IH$	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IS	$\Delta^{t}IH$	Δ ^t IS	$\Delta^{t}IH$	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH
CA, CS# slew	2.0	110	65	110	65	110	65										
rate V/ns	1.5	74	43	73	43	73	43	89	59								
	1.0	0	0	0	0	0	0	16	16	32	32						
	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
	8.0					-8	-13	8	3	24	19	40	35	56	55		
	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

Note: 1. Shaded cells are not supported.

Table 91: Derating Values for AC/DC-Based ^tIS/^tIH (AC300)

 $\Delta^{t}IS$, $\Delta^{t}IH$ derating in ps

and, 2 in defaulting in pa																	
			CK, CK# Differential Slew Rate														
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH
CA, CS# slew	2.0	150	100	150	100	150	100										
rate V/ns	1.5	100	67	100	67	100	67	116	83								
	1.0	0	0	0	0	0	0	16	16	32	32						
	0.9			-4	-8	-4	-8	12	8	28	24	44	40				
	0.8					-12	-20	4	-4	20	12	36	28	52	48		
	0.7							-3	-18	13	-2	29	14	45	34	61	66
	0.6									2	-21	18	-5	34	15	50	47
	0.5											-12	-32	4	-12	20	20
	0.4													-35	-40	-11	-8

Note: 1. Shaded cells are not supported.

Table 92: Required Time for Valid Transition – $^{t}VAC > V_{IH(AC)}$ and $< V_{IL(AC)}$

Slew Rate	tVAC at 30	00mV (ps)	^t VAC at 220mV (ps)				
(V/ns)	Min	Max	Min	Max			
>2.0	75	_	175	_			
2.0	57	_	170	_			
1.5	50	_	167	_			
1.0	38	_	163	_			



Table 92: Required Time for Valid Transition – ${}^{\rm t}VAC > V_{\rm IH(AC)}$ and $< V_{\rm IL(AC)}$ (Continued)

Slew Rate	tVAC at 30	00mV (ps)	^t VAC at 220mV (ps)				
(V/ns)	Min	Max	Min	Max			
0.9	34	_	162	_			
0.8	29	_	161	_			
0.7	22	_	159	_			
0.6	13	_	155	_			
0.5	0	_	150	_			
<0.5	0	_	150	_			

Figure 104: Typical Slew Rate and tVAC - tIS for CA and CS# Relative to Clock






Figure 105: Typical Slew Rate – ^tIH for CA and CS# Relative to Clock






Figure 106: Tangent Line – ^tIS for CA and CS# Relative to Clock







Figure 107: Tangent Line – ^tIH for CA and CS# Relative to Clock





Data Setup, Hold, and Slew Rate Derating

For all input signals (DQ, DM) calculate the total required setup time (tDS) and hold time (tDH) by adding the data sheet tDS (base) and tDH (base) values (see Table 93 (page 164)) to the $\Delta{}^tDS$ and $\Delta{}^tDH$ derating values, respectively (see Table 95 and Table 96 (page 166)). Example: ${}^tDS = {}^tDS$ (base) + $\Delta{}^tDS$.

The typical ${}^t\!DS$ slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IH(AC)min}$. The typical ${}^t\!DS$ slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IL(AC)max}$ (see Figure 108 (page 167)).

If the actual signal is consistently earlier than the typical slew rate line in the figure, "Typical Slew Rate and "VAC – ¹IS for CA and CS# Relative to Clock (CA and CS# Setup, Hold, and Derating), the area shaded gray between the $V_{REF(DC)}$ region and the AC region, use the typical slew rate for the derating value. If the actual signal is later than the typical slew rate line anywhere between the shaded $V_{REF(DC)}$ region and the AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see figure "Tangent Line – ¹IS for CA and CS# Relative to Clock" in CA and CS# Setup, Hold, and Derating).

The typical tDH slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(DC)max}$ and the first crossing of $V_{REF(DC)}$. The typical tDH slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(DC)min}$ and the first crossing of $V_{REF(DC)}$ (see Figure 109 (page 168)).

If the actual signal is consistently later than the typical slew rate line between the shaded DC-level-to- $V_{REF(DC)}$ region, use the typical slew rate for the derating value. If the actual signal is earlier than the typical slew rate line anywhere between shaded DC-to- $V_{REF(DC)}$ region, the slew rate of a tangent line to the actual signal from the DC level to the $V_{REF(DC)}$ level is used for the derating value (see Figure 111 (page 170)).

For a valid transition, the input signal must remain above or below $V_{IH}/V_{IL(AC)}$ for the specified time, tVAC (see Table 97 (page 166)).

The total setup time for slow slew rates could be negative (that is, a valid input signal may not have reached $V_{IH}/V_{IL(AC)}$ at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach $V_{IH}/V_{IL(AC)}$.

For slew rates between the values listed in Table 93 and Table 94, the derating values can be obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.

Table 93: Data Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)

Parameter	1066	933	800	667	533	466	Reference
^t DS (base)	-10	15	50	130	210	230	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 220 \text{mV}$
^t DH (base)	80	105	140	220	300	320	$V_{IH}/V_{IL(DC)} = V_{REF(DC)} \pm 130 \text{mV}$

Note: 1. AC/DC referenced for 1 V/ns DQ, DM slew rate, and 2 V/ns differential DQS/DQS# slew rate.



Table 94: Data Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)

Parameter	400	333	255	200	Reference
^t DS (base)	180	300	450	700	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 300 \text{mV}$
^t DH (base)	280	400	550	800	$V_{IH}/V_{IL(DC)} = V_{REF(DC)} \pm 200 \text{mV}$

Note: 1. AC/DC referenced for 1 V/ns DQ, DM slew rate, and 2 V/ns differential DQS/DQS# slew rate.

Table 95: Derating Values for AC/DC-Based ^tDS/^tDH (AC220)

 $\Delta^{t}DS$, $\Delta^{t}DH$ derating in ps

			DQS, DQS# Differential Slew Rate														
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0	V/ns
		Δ^{t} DS	Δ^t DH	Δ^{t} DS	$\Delta^{t}DH$	Δ^t DS	Δ^t DH	Δ^t DS	Δ^t DH	Δ^{t} DS	Δ^t DH	Δ^{t} DS	$\Delta^t DH$	Δ^{t} DS	$\Delta^t DH$	Δ^{t} DS	$\Delta^{t}DH$
DQ, DM	2.0	110	65	110	65	110	65										
slew	1.5	74	43	73	43	73	43	89	59								
rate V/ns	1.0	0	0	0	0	0	0	16	16	32	32						
V/113	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
	0.8					-8	-13	8	3	24	19	40	35	56	55		
	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

165

Note: 1. Shaded cells are not supported.



Table 96: Derating Values for AC/DC-Based ^tDS/^tDH (AC300)

 Δ^t DS, Δ^t DH derating in ps

			DQS, DQS# Differential Slew Rate														
		4.0	V/ns	3.0	V/ns	2.0	2.0 V/ns 1.8 V/ns			1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		Δ^{t} DS	$\Delta^t DH$	$\Delta^{t}DS$	$\Delta^t DH$	Δ^t DS	$\Delta^{t}DH$	Δ^t DS	$\Delta^t DH$	Δ^t DS	$\Delta^t DH$	$\Delta^{t}DS$	$\Delta^t DH$	$\Delta^{t}DS$	$\Delta^t DH$	$\Delta^{t}DS$	$\Delta^t DH$
DQ, DM	2.0	150	100	150	100	150	100										
slew	1.5	100	67	100	67	100	67	116	83								
rate V/ns	1.0	0	0	0	0	0	0	16	16	32	32						
	0.9			-4	-8	-4	-8	12	8	28	24	44	40				
	0.8					-12	-20	4	-4	20	12	36	28	52	48		
	0.7							-3	-18	13	-2	29	14	45	34	61	66
	0.6									2	-21	18	-5	34	15	50	47
	0.5											-12	-32	4	-12	20	20
	0.4												4	-35	-40	-11	-8

Note: 1. Shaded cells are not supported.

Table 97: Required Time for Valid Transition – $^{t}VAC > V_{IH(AC)}$ or $< V_{IL(AC)}$

	tVAC at 30	00mV (ps)	tVAC at 220mV (ps)				
Slew Rate (V/ns)	Min	Max	Min	Мах			
>2.0	75	_	175	_			
2.0	57	_	170	_			
1.5	50	_	167	_			
1.0	38	_	163	_			
0.9	34	_	162	_			
0.8	29	_	161	_			
0.7	22	_	159	_			
0.6	13	_	155	_			
0.5	0	_	150	_			
<0.5	0	_	150	_			



Figure 108: Typical Slew Rate and ^tVAC - ^tDS for DQ Relative to Strobe







Figure 109: Typical Slew Rate - ^tDH for DQ Relative to Strobe



168



Figure 110: Tangent Line - ^tDS for DQ with Respect to Strobe







Figure 111: Tangent Line – ^tDH for DQ with Respect to Strobe





Revision History

Rev. O - 08/13

Added I_{DD5ABET}, I_{DD5PBET}, and I_{DD6ET} on I_{DD}Specification Tables, as well as I_{DD}Specification Parameters and Operating Conditions Table

Rev. N - 05/13

- Added Dual Rank, Single Channel (3 Die) Package Block Diagram
- Added 216-Ball FBGA 12mm x 12mm (Package Code LP) figure
- Updated 4Gb LPDDR2 Part Numbering figure
- · Corrected clock on slew derating figures
- \bullet Tightened the I_{DD2N2} and I_{DD2NS2} limits

Rev. M - 10/12

- Corrected figure placement for Single Rank, Dual Channel Package Block Diagram
- Corrected note under 216-Ball 2-Channel FBGA 12mm x 12mm figure
- Deleted inaccurate sentence under REFRESH Command: Bank addressing for the per-bank REFRESH count is the same as established for the single-bank PRECHARGE command (see Table 43 (page 73)).

Rev. L - 08/12

• Updated Self Refresh section to clarify CKE operation during self refresh

Rev. K - 07/12

• Changed WT lower limit from -25 to -30

Rev. J - 07/12

Added I_{DD} figures

Rev. I - 05/12

Updated I_{DD} tables

Rev. H - 04/12

- Deleted package code KV under Options on first page
- Deleted package code KV in 4Gb LPDDR2 Part Numbering figure
- Deleted package code KV in Package Codes and Descriptions table
- Changed channel A to channel B for package code LK in Package Codes and Descriptions table
- Deleted package code KV in 216-Ball FBGA package dimension figure title
- Added drawing for 240-ball FBGA 14mm x 14mm Dual Die (Package Code MC)
- Increased values for $I_{DD2N2},\,I_{DD3P2},\,I_{DD3PS2},\,I_{DD3N1},\,I_{DD3NS1},\,I_{DD3N2},\,I_{DD3NS2},\,I_{DD4R1},\,I_{DDR42},\,I_{DD4R,in},\,and\,I_{DD5PB2}$

4Gb: x16, x32 Mobile LPDDR2 SDRAM S4 Revision History

Rev. G - 04/12

 • Changed AC9 from NC to V_{SS} and added a note to the 168-Ball FBGA - 12mm x 12mm figure

Rev. F - 03/12

 • Changed B2 and B26 balls from V_{ACC} to NC on the 220-Ball 2-Channel FBGA - 14mm x 14mm figure

Rev. E - 02/12

- Corrected 168-ball SDP/DDP ball out drawing
- Updated I_{DD4R} and I_{DD8,in} values
- Added 216-ball (LK) package drawing
- Added 253-ball (EV) package drawing
- · Added LL and LM package codes
- Deleted KH and KJ package codes
- Added solder ball composition to the Package Codes and Descriptions table
- Added note to I_{DD6} Partial-Array Self Refresh Current table

Rev. D - 12/11

 \bullet Changed B5, B8, F2, J2 and AC9 from V_{SS} to NC on 168-ball FBGA ball assignment in Signal Assignments

Rev. C - 12/11

- · Changed status to Advance
- Updated I_{DD} values
- Corrected H13 and N8 balls to NC in the 253-Ball 2-Channel FBGA 11mm x 11mm figure
- · Updated packaging section

Rev. B - 05/11

· Editorial changes

Rev. A - 02/11

• Initial release; Preview status

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 www.micron.com/productsupport Customer Comment Line: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.