# **Modeling Concepts**

#### Introduction

The **Y**ery High Speed Integrated Circuit **H**ardware **D**escription **L**anguage (VHDL) modeling language supports three kinds of modeling styles: dataflow, structural and behavioral. Dataflow and structural modeling are used to model combinatorial circuits whereas behavioral modeling is used for both combinatorial and sequential circuits. This lab illustrates the use of all three types of modeling by creating simple combinatorial circuits using the Vivado software tool.

## **Objectives**

After completing this lab, you will be able to:

- Create scalar and wide combinatorial circuits using dataflow, structural and behavioral modeling
- Write models to read switches and push buttons, and output on LEDs and 7-segment displays
- Simulate and understand the design output
- Create hierarchical designs
- Synthesize, implement and generate bitstreams
- Download bitstreams into the board and verify functionality

VHDL Structure Part 1

A VHDL module has a well-defined structure that may appear bewildering to someone just learning VHDL but allows the module to be defined in a clear and logical manner. A typical VHDL module has two main portions: (1) entity declaration and (2) architecture block. The entity declaration defines the module's input and output ports of a device. The architecture block in VHDL defines the functionality of the device.

The entity may contain the port names, the port sizes and the directions (input/output). The architecture block may include instantiated components and local signals/nets. The architecture block can be further broken down into three sub-sections: (1) component declarations, (2) signal declarations and a (3) functional code. The component declaration is required to describe a hierarchical design. The signal declarations are required for local connections between various blocks within the functional code. The functional code can be described in number of ways, as explained later in this lab.





The functional block of architecture block is where the module functionality and how it is implemented are defined. The above example shows instantiated components with their ports mapped to signals. This allows multiple use of the same components as one would use multiple ICs of a same kind in a typical system.

Processes and direct assignments may also reside in the same architecture block. Assignments outside of processes are nearly always combinatorial, as can be seen in the example above where an **and** operation is performed on *port\_1* and  $sig_c(0)$  and output to  $sig_a$ . Such statements are used to describe dataflow modeling. Processes are used if sequential operations need to be executed when specific signals toggle, as can be seen above where the sensitivity is to  $sig_c$ . If  $sig_c$  is a clock signal then the process block may describe a sequential behavior. Such blocks are used to describe functionality behaviorally.

```
architecture example_code_arch of example code is
      component instance1 is port(
            port_in : in std_logic;
            port_out : out std_logic
      );
      component instance2 is port(
            port_out4 : out std_logic_vector(3 downto 0);
      );
      signal sig_a : std_logic;
      signal sig_b : std_logic_vector(1 downto 0);
      signal sig_c : std_logic_vector(3 downto 0);
begin
      comp1 : instance1
      port map (
            port_in => sig_a;
            port_out => sig_b;
      );
      comp2 : instance2
      port map (
            port_out4 => sig_c;
      );
      comp3 : instance1
      port map (
      );
      sig_a <= port_1 and sig_c(0);</pre>
      process(sig_c) begin
            port_2 <= sig_c(3 downto 1);</pre>
      end process;
end example_code_arch;
```





## **Dataflow Modeling**

Part 2

Dataflow modeling can be used to describe combinational circuits. The basic mechanism used is the concurrent assignment. In a concurrent assignment, a value is assigned to a signal. The syntax of a concurrent assignment statement is:

```
LHS_signal <= RHS_expression;</pre>
```

Where LHS\_signal is a destination net of one or more bit, and RHS\_expression is an expression consisting of various operators. The target in the expression can be one of the following:

- 1. A scalar net (e.g. 1<sup>st</sup> and 2<sup>nd</sup> examples above)
- 2. A vector net
- 3. Constant bit-select of a vector
- 4. Constant part-select of a vector
- 5. Combinations of any of the above

The assignment operations involve the basic Boolean functions (operators): and, or, xor, nand, nor and xnor. These are (by default) two inputs and one output. The example below shows dataflow modelling for a two input/one output circuit.

```
entity AND_gate is
port (a: in std_logic;
        b: in std_logic;
        c: out std_logic
);

architecture AND_gate_dataflow_arch of AND_gate is
begin
        c <= a and b;
end AND_gate_dataflow_arch;</pre>
```

Here is another example showing or function:

```
z <= x or y;
```

To have multiple inputs for a logical operator, one can cascade multiple operations in an assignment statement:

```
z \ll v and w and x and y;
```

The example above represents a four input to one output **and** gate. Multiple inputs and various logical operations can be combined in a signal output function, such as:

```
z <= v and w or x nor y;
```

Interconnections between various objects must explicitly be done through nets. Nets may be scalar or vector and must be defined before they are used. For example,

```
signal y : std_logic; // scalar net
signal sum : std_logic_vector(3 downto 0); // vector net
```

STD\_LOGIC defines a scalar net and STD\_LOGIC\_VECTOR defines a vector net of a specified width/size in bits. The destination can also be either a scalar or a vector.

There are many other operators supported by VHDL. The & operator concatenates two signals. For example,





```
signal m : STD_LOGIC; -- scalar
signal switches : STD_LOGIC_VECTOR (7 downto 0); -- vector
...
switches <= switches(7 downto 1) & m;</pre>
```


The operation above concatenates signal m as the last bit to form the eight bit wide switches.

The not operation can have only one input and out output. The logical value that is present at the input of the operation will be inverted at the output. For inputs with a constant logic value, pull-up and pull-down with a single output (no input) only are also supported in the VHDL syntax as 'H' or 'L' constant values if the destination is of STD LOGIC. For example:

```
z <= 'H';
y <= 'L';
```

Dataflow modeling is useful when a circuit is combinational. An example is the multiplexer. A multiplexer is a simple circuit which connects one of many inputs to an output.

### 2-1. Create a 2-to-1 multiplexer using dataflow modeling.



- **2-1-1.** Open Vivado and create a blank project called *lab1 2 1*.
- **2-1-2.** Create and add the VHDL module with three inputs (*x*, *y*, *s*) and one output (*m*) using dataflow modeling.
- **2-1-4.** Follow the instructions given in the E0 preexercise





#### Adding assignment delays

Delays can be added to concurrent assignments as seen below:

```
LHS_net <= RHS_expression after [delay] ns;
```

The statement is evaluated at any time any of the source operand value changes and the result is assigned to the destination net after the delay unit. For example,

```
out1 <= in1 and in2 after 2 ns; --perform the desired function and assign the result after 2 nanoseconds.
```

Another example in which a scalar and vector nets are declared and used

2-2. Model a two-bit wide 2-to-1 multiplexer using dataflow modeling with net delays of 3 ns.





# **Structural Modeling**

Part 3

Structural modeling involves connecting instantiated components to define the functionality of a circuit. Component instantiations can be of other modules and/or device primitives. Using gate-level allow the construction of simple combinatorial circuits.

Repeating the example from Part 2 above,

```
entity AND_gate_structural is
port (a: in std_logic;
      b: in std_logic;
      c: in std_logic;
      d: out std_logic
);
architecture AND_gate_struct of AND_gate_structural is
       component and2 port
             i0, i1 : in bit;
              O : out bit
       ) end component;
       Signal a_int : STD_LOGIC;
begin
       and_comp_1 : and2 port map (
             i0 \Rightarrow a
             i1 \Rightarrow b,
             o => a_int
       );
       and_comp_2 : and2 port map (
             i0 => a_int,
             i1 \Rightarrow c
             o \Rightarrow d
      );
end AND_gate_arch;
```

Components can also be connected via signals declared in the architecture block for more complex circuit implementations. The simple example below illustrates how this is done.

```
entity AND_OR_gate_structural is
port (a: in std_logic;
      b: in std_logic;
      c: in std_logic;
      d: out std_logic;
);
architecture AND_OR_gate_struct of AND_OR_gate_structural is
      component and2 port
            i0, i1 : in bit;
             o : out bit
      ) end component;
      component or2 port
      (i
            i0, i1 : in bit;
             o : out bit
      ) end component;
      Signal e : bit;
```





```
begin
    and_comp : and2 port map (
        i0 => a;
        i1 => b;
        o => e;
    );

    or_comp : or2 port map (
        i0 => c;
        i1 => e;
        o => d;
    );

end AND_gate_arch;
```

#### 3-1. Re-create the earlier lab 2-2 using structural modeling.

# **Behavioral Modeling**

Part 4

Behavioral modeling is used to describe complex circuits. In VHDL, behavioral modeling is done in the architecture block. Within the architecture block, processes are defined to model sequential circuits. The mechanisms (statements) for modeling the behavior of a design are:

A module may contain an arbitrary number of process statements and these may contain one or more statements within them. The statements appearing within the process statement body are categorized as procedural statements. The processes are executed in a concurrent manner (i.e. the order in which they appear in the model does not matter) with respect to each other whereas the procedural statements are executed in a sequential manner (i.e. the order in which they appear does matter). A procedural statement is one of the following:





- 1. Procedural assignments
- 2. Conditional statements
- 3. Case statements
- 4. Loop statements
- 5. Wait statements

The first process block in the example above is executed at time 0. A wait statement is needed at the last line of the process block to stop the process block from executing again. The process statements with a sensitivity list are executed during the rest of the time whenever any of the signals in the sensitivity list changes.

The **process** statement may be synthesizable, and the resulting circuit may be a combinatorial or sequential circuit. In order for the model to generate a combinatorial circuit, the **process** block (i) should not have edge sensitive statements and must have all output generated in every conditional statement or case statement within the process.

Here is an example of a 2-to-1 multiplexer model. Note that begin and end statements in this example are redundant. The code is also truncated for better readability

- 4-1. Create a 2-to-1 multiplexer using behavioral modeling.
- 4-2. Create a two-bit wide 2-to-1 multiplexer using behavioral modeling.






Complex systems can be described in VHDL using mixed-design style modeling. This modeling style supports hierarchical description. The design can be described using:

- Dataflow modeling (covered in Part 2),
- Structural modeling (covered in Part 3),
- Behavioral modeling (covered in Part 4),
- and combinations of the above.

As an example of mixed style modeling, one can build 3-to1 multiplexer using multiple instances of 2-to-1 multiplexer.



In the above diagram, u, v, w are data inputs whereas S0, S1 are select signals, and the output is m. It uses two instances of 2-to-1 multiplexer. The truth table and the top-level symbol are as provided.

## 5-1. Model a 3-to-1 multiplexer using 2-to-1 multiplexers.

- **5-1-1.** Open Vivado and create a blank project called *lab1\_5\_1*.
- **5-1-2.** Create a top-level VHDL module with three data inputs (*u[0:1]*, *y[0:1]*, *w[0:1]*), two select inputs (*s0*, *s1*), and one bit output (*m[0:1]*) using the previously defined 2-to-1 multiplexer. You can use any style designed 2-to-1 multiplexer (1-1, 2-1, or 3-1). Wire them up as shown in the above diagram.



