

Computer Architecture

Processor Control and Datapath

The basic parts of a processor are as follows:

1. Instruction access/fetch
2. ALU operations
3. Memory access/operations

The basic parts of a processor are as follows:

1. Instruction access/fetch

- *figure out which instruction and load it*

2. ALU operations


- *figure out which operation and do it*

3. Memory access/operations

- *figure out which address and access it (r/w)*

The basic parts of a processor are as follows:

1. Instruction access/fetch
 - *figure out which instruction and load it*
2. ALU operations
 - *figure out which operation and do it*
3. Memory access/operations
 - *figure out which address and access it (r/w)*



The basic parts of a processor are as follows:

1. Instruction access


- *figure out which instruction and load it*

2. ALU operations

- *figure out which operation and do it*


3. Memory operations

- *figure out which address and access it (r/w)*




The basic parts of a processor are as follows:


1. Instruction access
 - *figure out which instruction and load it*
2. ALU operations
 - *figure out which operation and do it*
3. Memory operations
 - *figure out which address and access it (r/w)*




The Instruction Fetch




The Instruction Fetch



The Instruction Fetch




The Instruction Fetch



0	add R3, R0, R1
4	sub R4, R2, R3
8	sub R5, R2, R1
12	j 4
16	addi R6, R2, 12

Suppose your instruction memory contains the instructions as shown on the right. If the current value of the PC is 4, what is the value of the (a) Read address and the content of the (b) Instruction element?



The Instruction Fetch





0	add R3, R0, R1
4	sub R4, R2, R3
8	sub R5, R2, R1
12	j 4
16	addi R6, R2, 12

Suppose your instruction memory contains the instructions as shown on the right. If the current value of the PC is 4, what is the value of the (a) **Read address** and the content of the (b) **Instruction** element?



The ALU Operation



The ALU Operation



The ALU Operation





R0	0
R1	7
R2	13
R3	55
R4	83

Suppose your register file contains the values as shown on the right. What are the values of (a) Read register 1, (b) Read register 2, (c) Write register, (d) Read data 1 and (e) Read data 2 if the following instruction is executed?

add R3, R1, R2

The ALU Operation





R0	0
R1	7
R2	13
R3	55
R4	83



Suppose your register file contains the values as shown on the right. What are the values of (a) **Read register 1**, (b) **Read register 2**, (c) **Write register**, (d) **Read data 1** and (e) **Read data 2** if the following instruction is executed?

add R3, R2, R4

The ALU Operation





The ALU Operation



0	3
4	5
8	12
12	77
16	123

Suppose your data memory contains data as shown on the right. If the value of the address line is 8 and the value of MemWrite is 0 while MemRead is 1, what are the values of (a) Write data and (b) Read data lines?

The ALU Operation




0	3
4	5
8	12
12	77
16	123

Suppose your data memory contains data as shown on the right. If the value of the address line is 8 and the value of MemWrite is 0 while MemRead is 1, what are the values of (a) **Write data** and (b) **Read data lines**?


Putting It All Together

Whole datapath for (simple) MIPS




Putting It All Together

Whole datapath for (simple) MIPS




Putting It All Together

Whole datapath for (simple) MIPS




Putting It All Together

Whole datapath for (simple) MIPS




Putting It All Together

Whole datapath for (simple) MIPS




Putting It All Together

Whole datapath for (simple) MIPS




Putting It All Together

Whole datapath for (simple) MIPS



Putting It All Together


Whole datapath for (simple) MIPS



**What is the speed of this processor in MHz? Hint:
Find the longest path.**

Putting It All Together

Whole datapath for (simple) MIPS



**What is the speed of this processor in MHz? Hint:
Find the longest path.**

Putting It All Together

Whole datapath for (simple) MIPS

Calculating the speed...

Instruction Memory -> Register File (Read) -> ALU -> Data Memory -> Register File (Write)



$$\text{Total Time} = 5 + 10 + 10 + 15 + 10$$

$$\text{Total Time} = 50\text{ns}$$

Speed = $1/\text{Time}$ (*this is actually frequency F ; 1 instruction per unit time*)

$$\text{Speed} = 1/50\text{ns}$$

$$\text{Speed} = \mathbf{20\text{MHz}}$$

Decoding Instructions

add R8, R17, R18

000000	10001	10010	01000	00000	100000
--------	-------	-------	-------	-------	--------

opcode

rs
(src1)

rt
(src2)

rd
(dest)


shamt

funct

Decoding Instructions

add R8, R17, R18


000000	10001	10010	01000	00000	100000
opcode	rs (src1)	rt (src2)	rd (dest)	shamt	funct



Decoding Instructions

add R8, R17, R18


000000	10001	10010	01000	00000	100000
opcode	rs (src1)	rt (src2)	rd (dest)	shamt	funct



Decoding Instructions

add R8, R17, R18


000000	10001	10010	01000	00000	100000
opcode	rs (src1)	rt (src2)	rd (dest)	shamt	funct



Decoding Instructions

add R8, R17, R18

000000	10001	10010	01000	00000	100000
opcode	rs (src1)	rt (src2)	rd (dest)	shamt	funct




Decoding Instructions

add R8, R17, R18

000000	10001	10010	01000	00000	100000
--------	-------	-------	-------	-------	--------

opcode rs rt rd shamt funct
 (src1) (src2) (dest)




Decoding Instructions

add R8, R17, R18

000000	10001	10010	01000	00000	100000
--------	-------	-------	-------	-------	--------


opcode rs rt rd shamt funct
 (src1) (src2) (dest)




Decoding Instructions

add R8, R17, R18

000000	10001	10010	01000	00000	100000
opcode	rs (src1)	rt (src2)	rd (dest)	shamt	funct





Decoding Instructions

Control Signals

Signal	Meaning	When?
RegWrite	$\text{RF}[\text{Write register}] \leftarrow \text{write data}$ (store write data in RF)	Any instruction that writes to the RF
ALUSrc	ALU uses sign-extended input (ALU operation with immediate)	Any I-format instruction
PCSrc	$\text{PC} \leftarrow \text{PC} + 4 + \text{Immediate}$ (jump)	Branch taken
MemRead	Read from memory	loads
MemWrite	Write to memory	stores
MemtoReg	$\text{RF}[\text{Write register}] \leftarrow \text{memory}$ (store memory data in RF)	loads
ALUop	ALU Operation	Any instruction that uses the ALU


Decoding Instructions

How long will it take for the following instruction to execute using the following processor?

add R8, R17, R18

000000	10001	10010	01000	00000	100000
opcode	rs (src1)	rt (src2)	rd (dest)	shamt	funct

Include in calculating total time the time spent in reading the instruction from instruction memory.




Decoding Instructions

How long will it take for the following instruction to execute using the following processor?

add R8, R17, R18

000000	10001	10010	01000	00000	100000
opcode	rs (src1)	rt (src2)	rd (dest)	shamt	funct

Include in calculating total time the time spent in reading the instruction from instruction memory.



Decoding Instructions

How long will it take for the following instruction to execute using the following processor?

add R8, R17, R18

000000	10001	10010	01000	00000	100000
opcode	rs (src1)	rt (src2)	rd (dest)	shamt	funct

Include in calculating total time the time spent in reading the instruction from instruction memory.


5ns

10ns

10ns

10ns

35ns



For Lab 2 (last lab)

- Study logisim