228-Bytes ISO14443A RFID Tag IC with UART interface

Features Summary

Highlight Features

- Write/Read through NFC smart Phone/RFID NFC/RFID reader device
- Direct Data transfer from RFID to UART or vice versa
- Operating from either RFID power or external DC
- 3.3-V On-chip regulator for power harvesting mode
- Up to 10 mA source to power external circuit*
 *Depending on harvested power from RF
- Compatible with NFC Tag Type 2
- +/-2% 1.8432MHz on-chip factory-trimmed oscillator

Interface and Peripheral

- RF interface based on ISO14443A 106 kbps
- UART interface speed from 9600 to 115200 bps
- UART interface with hand checking option
- 8 programmable GPIOs
- Activity indicator pin
 - o RFdetect
 - RFBusy
 - Power Ready

Memory

- 228 bytes EEPROM accessible from RF and UART
- 196 bytes user memory
- EEPROM organization enabling NDEF format
- EEPROM Erase/Write Cycle up to 100,000 times
- EEPROM Memory Retention up to 10 years at 70°C
- 2 x 64-byte deep FIFO for UART data transfer TX/RX

Operating Conditions

- Operating temperature from -40 to 85°C
- 10 uA in standby mode (LDO and OSC off)

Package


QFN3x3 - 16-Pin Package with Heat sink pad

Reference Design/Evaluation kit

- Ready-to-use Module
- Demonstration Module
- Example Downloadable Android App
- Software / Sample firmware available

Applications

- Firmware Upgrade via NFC
- NFC bridge for embedded system
- NFC powering sensor
- Metering/Vending machine
- Smart Interactive Poster
- Smart Home Appliance
- Wireless Industrial Machine Interface
- Customized/Proprietary system RFID
- Smart Toy
- Display-less Home appliance



16-Pin QFN3x3 Package

General Description

SIC4310 is a dual-port EEPROM memory, accessible and programmable wirelessly via RFID/NFC devices. The SIC4310 mainly consists of EEPROM memory, an RFID analog-front-end interfacing circuit supporting ISO14443A, an UART controller with two 64-bytes FIFO and an on-chip regulator. To serve the trend of internet of thing, the SIC4310 provides the quickest way to connect smart objects to internet via NFC mobile phone. By relying on display in mobile devices and communication through RFID/NFC, the SIC4310 offers the cheapest method to configure smart things wirelessly such as firmware upgrade or parameter update.

The RFID interface protocol is based on world-popular 13.56-MHz ISO14443A at speed of 106 kbps. Based on the ISO14443A, wide variety range of NFC/RFID reader devices from low cost RFID NFC/RFID reader device to NFC mobile phone available in market can read/write/transfer data from/to the SIC4310.

The UART interface provides flexibility to connect to variety of devices like host-style devices such as MCU or UART-controlled slave end points. Equipped with direct data transfer mode, the SIC4310 can directly pass data from RFID to UART, or vice versa, without wasting time in programming content into EEPROM and then transferring. The UART signal can be simply converted to various communication standards such as RS-232, RS-485, USB, I2C via particular bridge devices. The UART speed can be configured to be from 9600 bps to 115.2 kbps to match the application. Two 64-bytes FIFO buffers for both UART-TX and UART-RX are embedded to provide free time for processors to perform other tasks.

The device's input/output pin can be configured for user interactive indicator such as LED. The SIC4310 can operate in both passive mode as an ordinary RFID where power source is from RF and peripheral device where power source is from embedded system. Provided that power from source is enough, each I/O has driving capability up to 4 mA each and regulator can source maximum current up to 10mA. Stand by power is kept lower than 10 uA which is the same level of self-leakage of super capacitor.

The SIC4310 is offered in a low-profile 16-pin QFN3x3.

The information herein is for product information purpose. While the contents in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies. Silicon Craft Technology Co., Ltd. reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability.





Revision History

Revision mistory				
Γ	Revision	Date	Description	Change/Updated/Comment
	1.0	October	1 st Release	1 st Official Release.
- 1		2013	1	





Ordering Information

Part No.	Part No. Description		Marking	Product Status
P002HS4310MQFN3- SIC4310, NFC-to-UART interface		QFN3x3-16	4310X	Pre-Production
01	ISO14443A, QFN3x3-16Pin	Pin	YYMM	





Contents

0.	. Notation	10		
	0.1 Styles and Fonts for key words	10		
	0.2 Abbreviation	10		
1.	. Functional Overview	11		
	1.1 Block Diagram	11		
	1.1.1 RF Analog Front End (RF-AFE)	11		
	1.1.2 On-chip 3.3V LDO Regulator			
	1.1.3 Digital Controller	12		
	1.1.4 EEPROM	12		
	1.1.5 GPIO (General Purpose Input/Output)	12		
	1.1.6 On-chipOscillator	12		
	1.1.7 FIFO	12		
	1.2 Typical Operating System	13		
2.	Pin configuration	14		
	2.1 Pin Configuration	14		
	2.1.1 QFN 3x3 – 16 Pin	14		
3.	. Specifications	15		
	3.1 Absolute maximum rating			
	3.2 Electrical characteristic			
	3.3 Peripheral Specification	17		
4.	Communication			
••	4.1 RF interface			
	4.1.1 Downlink			
	4.1.2 Uplink			
	4.1.3 Frame pattern			
	4.1.4 Timing			
	4.1.5 State of operation			
	4.2 UART Interface	24		
5.	EEPROM Organization	25		
-	5.1 UID			
	5.2 Static lock byte			
	5.3 OTP			
	5.4 User Memory	26		
	5.5 Dynamic lock byte	27		
	5.6 Register Reload value	27		
6.	. Register	28		
	6.1 Register Overview			
	6.2 Register Detail			
	6.2.1 Register 0x00 : UART_Status			
	6.2.2 Register 0x01 : Power_Status			
	6.2.3 Register 0x03 : TRxRU_Response_Time			
	6.2.4 Register 0x04 : UART_Frame			
	6.2.5 Register 0x05 : UART_Divisor_m			







	مدادات		
9.	-	g and Dimension	
		ponse Acknowledge	
		UART_Read_E2 command	
		UART_Write_E2 command	
		T Command	
		WriteReg command	
		ReadReg command	
		Reg Command	
		Clear_Flag command	
		TRxRU command	
		RxUR command	
		TxRU command	
		JART Command	
		WriteE2 Command	
		ReadE2 command	
		HLTA command	
		SELECT command	
		ANTI-COLLISION command	
		WUPA command	
		REQA command	
		c RFID command	
8.		d	
_		chip Oscillator	
		T	
		O (General Purpose Input and Output)	
		Drop Out (LDO) Regulator	
		Super Capacitor Charger	
		RF Field Detector (RFD)	
		nalog Front End	
7.		ure and Peripheral Interface	
		Register 0x0E : Peripheral_Adjustment	
		Register 0x0D : Peripheral_Config	
		Register 0x0C : GPIO_PullUp	
		Register 0x0B : GPIO_IN	
		Register 0x0A : GPIO_OUT	
		Register 0x09 : GPIO_Mode	
	6.2.8	Register 0x08 : GPIO_Direction	31
	6.2.7	Register 0x07 : OSC_Tuning	30
	6.2.6	Register 0x06 : UART_Divisor_n	30





List of Figures

Figure 1-1 Functional block diagram	
Figure 1-2 Basic configuration with LED indicator	13
Figure 1-3 Basic UART connection to MCU (handshake is optional)	13
Figure 1-4 UART connection to MCU with EEPROM accessibility (UMAS connection)	13
Figure 1-5 RF-powered configuration for firmware upgrade	13
Figure 2-1 QFN 3x3-16 Pin arrangement and Marking (Top View)	14
Figure 4-1 Example of downlink telegram	18
Figure 4-2 Example of uplink telegram	
Figure 4-3 Frame format for RF communication	20
Figure 4-4 Downlink frame delay time	
Figure 4-5 Uplink frame delay time	
Figure 4-6 State of operation (pin UMAS = 0)	23
Figure 4-7 UART byte packet	24
Figure 5-1 SIC4310 EEPROM Memory map	25
Figure 5-2 Lock configuration in static memory	25
Figure 5-3 OTP behavior in Page 3	26
Figure 5-4 URL written in the user memory under TLV format	26
Figure 5-5 Lock configuration of dynamic memory	27
Figure 7-1 Configurable peripheral component	33
Figure 7-2 Activity of RFBusy versus downlink and Uplink	36
Figure 8-1: REQA command frame with response	38
Figure 8-2: WUPA command frame with response	38
Figure 8-3: ANTI-COLLISION in cascade level1 with response	39
Figure 8-4: ANTI-COLLISION in cascade level2 with response	39
Figure 8-5: SELECT level1 command frame with response	40
Figure 8-6: SELECT level2 command frame with response	40
Figure 8-7: <i>HALT</i> command frame	41
Figure 8-8: <i>ReadE2</i> command frame with response	41
Figure 8-9: <i>ReadE2</i> command frame with a negative acknowledgement in response	42
Figure 8-10: WriteE2 command frame with ACK response indicating successful operation	42
Figure 8-11: WriteE2 command frame with NAK response indicating unsuccessful operation	42
Figure 8-12: Two step operation of compatible write command with ACK response	43
Figure 8-13: One step operation of compatible write command with NAK response	43
Figure 8-14: Two step operation of compatible write command with NAK response	43
Figure 8-15: successful <i>TxRU</i> command frame	44
Figure 8-16: Framing error during transmitting <i>TxRU</i> command frame with 4-bit NAK response	
Figure 8-17 : B_NAK Response when Downlink FIFO overflows	45
Figure 8-18: RxUR command frame and response from SIC4310 with payload	45
Figure 8-19: <i>RxUR</i> command and 8-bit NAK response due to empty uplink FIFO	45
Figure 8-20: <i>RXUR</i> command and response during uplink-FIFO overflow	46
Figure 8-21: TRxRU command frame with B_ACK response	46
Figure 8-22: <i>TRxRU</i> command frame with B_NAK response when downlink FIFO is empty	
Figure 8-23: <i>Clear_Flag</i> command frame	
Figure 8-24: <i>ReadReg</i> command frame with positive acknowledge response	48
Figure 8-25: ReadReg command frame with negative acknowledge response	48



DATASHEET



Figure 8-26: WriteReg command frame with 8-bit ACK response	49
Figure 8-27: WriteReg command frame with 8-bit NAK response	49
Figure 8-28: Example of RF transaction when "PWR_LOW" flag is set	52
Figure 8-29: Example of RF transaction when "XVDD_DROP" flag is set	52
Figure 8-30: Example of RF transaction when "UART_FAIL" flag is set	53
Figure 9-1 QFN3x3-16Pin Package dimension	54





List of Tables

Table 0-1 Styles and Fonts for key words	10
Table 0-2 Abbreviation	10
Table 2-1 QFN 3x3 - 16 Pin Description	14
Table 3-1 Absolute maximum rating	15
Table 3-2 Operating condition	15
Table 3-3 RF Front End characteristic	15
Table 3-4 Power consumption	16
Table 3-5 Pin Characteristics	16
Table 3-6 Operation Timing	16
Table 3-7 EEPROM	17
Table 3-8 LDO Regulator	17
Table 3-9 On-chip oscillator	17
Table 3-10 Peripheral Specification	17
Table 4-1: Sequences for the downlink bit-pattern	18
Table 4-2: Information to code with the downlink sequences	18
Table 4-3: Sequences for the uplink bit pattern	19
Table 4-4: Uplink data coding	19
Table 4-5: Information to code with the uplink sequences	21
Table 6-1: Type of Register	28
Table 6-2: SIC4310 Register Map	28
Table 6-3: Factory Preprogram Register Value	28
Table 7-1 Registers associated with Super Capacitor Charger	33
Table 7-2 Registers associated with the LDO	34
Table 7-3: Pins related to LDO	35
Table 7-4 Pin Functionalities	35
Table 7-5 Registers associated with the LDO	35
Table 7-6 Example of UART data rate	36
Table 7-7 Registers associated with UART module	37
Table 7-8 Registers associated with oscillator module	37
Table 8-1: REQA command format	38
Table 8-2: WUPA command format	38
Table 8-3: ANTI-COLLISION command format	
Table 8-4: SELECT command format	40
Table 8-5: HLTA command format	41
Table 8-6: ReadE2 command format	41
Table 8-7: WriteE2 command format	42
Table 8-8: Compatible WriteE2 command format	43
Table 8-9: <i>TxRU</i> command format	44
Table 8-10: RxUR command format	45
Table 8-11: TRxRU command format	46
Table 8-12: Clear_Flag command format	47
Table 8-13: ReadReg command format	48
Table 8-14: WriteReg command format	49
Table 8-15 UART_Write_E2 command format	50
Table 8-16 UART_Read_E2 command format	50



DATASHEET



Table 8-17 : 4-bits ACK/NAK	51
Table 8-18: 8-bits ACK/NAK	51
Table 8-19 : Meaning Error Flag in B_NAK	51
Table 8-20 : Power Status and Power Flag	51
Table 8-21 : B_NAK and corrective action	53



0. Notation

0.1 Styles and Fonts for key words

This part defines styles and fonts used for the key words throughout this document. The key words are names of signal, register, pin, state of operation, and command. The styles, fonts, and their indications are shown in Table 0-1.

Table 0-1 Styles and Fonts for key words		
Symbol	Indication	
<u>Signal</u>	Signal name	
Register	Register name or Bit name	
pin RX	Pin name	
"State of Operation"	State of operation	
Command	Command name for RF interface and	
	UART interface	
"Flag"	Flag name in B_ACK or B_NAK	
	response	

To refer to a register address and a value in a register, a hexadecimal number proceeding with letter "0x" is used, for example 0x0A.

To refer to a bit located in a register address, a symbol "." following by a number reflecting the bit location starting from 0 to 7 is used. For example, 0x0A.0 refers to bit 0, least significant bit, in the register 0x0A.

To refer to a set of consecutive bits located in a register address, a format ".[msb:lsb]" is used after a register value. For example, a value of 0x0A.[3:0] refers to bit 3,2,1, and 0 in the register 0x0A.

To refer to a binary value in some registers, the letter "b" is placed at the end of the binary number, for example "1010b".

To refer to logic level, the number in single quote '1' and '0' are used to refer to binary logic level.

0.2 Abbreviation

Table 0-2 Abbreviation				
Abbreviation	Term			
fc	Carrier frequency			
SOF	Start of Frame			
EOF	End of Frame			
FIFO	First-In, First-Out Memory			
CRC	Cyclic redundancy check			
EEPROM	Electrically Erasable Programmable Read-Only Memory			
UID	Unique Identifier			
B_ACK	Byte Acknowledge			
B_NAK	Byte Negative Acknowledge			
ACK	Acknowledge			
NAK	Negative Acknowledge			
GPIO	Genernal Purpose Input/Output			
LDO	Low Drop Out Regualtor			
AFE	Analog Front End			
QFN	Quad-flat no-leads package			
UL_FIFO	Uplink First In, First Out Memory			
DL_FIFO	Downlink First In, First Out Memory			
UID	Unique ID			
OTP	One-time program			
OSC	Oscillator			
FDT	Frame Delay time			
UART	Universal Asynchronous Receiver/Transmitter			

1. Functional Overview

The SIC4310 is a dual-port, 228-Bytes, NFC-tag IC with UART interface. The EEPROM memory can be accessed via either NFC/RFID reader devices or UART and is organized to compliant with NFC-tag type2. Apart from memory device, the SIC4310 is intended to be a protocol converter that avails direct transparent data transfer from NFC device to UART or vice versa as well. The UART interface facilitates data communication with various kinds of devices for multipurpose applications such as MCU or sensor module.

1.1 Block Diagram

Figure 1-1 depicts conceptual block diagram of the SIC4310. The SIC4310 mainly consists of seven parts as listed below.

- RF Analog Front End (RF-AFE)
- o On-chip 3.3V LDO Regulator
- o Digital Controller
- o **EEPROM**
- o GPIO
- On-chipOscillator
- o FIFO




Figure 1-1 Functional block diagram

1.1.1 RF Analog Front End (RF-AFE)

The RF Analog Front End (RF-AFE), where RF1 and RF2 terminals connect to an external coil, harvests RF power to supply internal circuit when power source is RF. Also, the RF-AFE provides facilities for RF communication such as Modulator/Demodulator for uplink and downlink data communication, clock extractor for system clock and data synchronization, RF field detector for detecting presenting of RF field when chip power is biased from pin XVDD. The RF-AFE is designed to collect excess energy from RF field to store in the capacitor optionally connected to pin SCAP.





1.1.2 On-chip 3.3V LDO Regulator

Provided that input power is high enough, the on-chip 3.3V low-drop-out (LDO) regulator provides stable power supply voltage for external device connected to pin **XVDD**, on-chip oscillator and GPIO (General Purpose Input/Output) in power harvesting mode. The LDO regulator can be enabled or disable via control register.

1.1.3 Digital Controller

Digital controller manipulates data transaction between external interface, which are RF and UART, and internal memory. Digital controller handles operation such as follows.

- Decoding incoming RF downlink command and encoding RF uplink data
- Receiving and transmitting UART packet
- Reading and programing data from/to EEPROM
- Setting and resetting value to GPIO

Moreover, digital controller contains a control register to define behavior of all functional parts such as UART, RF-AFE, LDO, GPIO, etc.

1.1.4 **EEPROM**

EEPROM consists of EEPROM memory blocks and High-volt generator. The EEPROM memory is used to stores UID, user data, and memory lock control to serve NFC application. The EEPROM also contains portion of register-reloading value for predefining the control register after power-on-reset. The on-chip high-volt charge pump generates the high voltage that is required to program and erase the EEPROM.

1.1.5 GPIO (General Purpose Input/Output)

The GPIO (General Purpose Input/Output) are I/O control unit for configuring the pins function. Each pin can be configured to be general I/O or special functional like UART interface or RF signal indicators. Also, pin direction can be set via the control register.

1.1.6 On-chipOscillator

The on-chip oscillator generates stable 1.8432-MHz clock source trimmed from factory. The oscillator is designed to be insensitive to power supply, temperature for reliability in UART communication. Also, the clock from oscillator is used to operate the chip when RF field is absent.

1.1.7 FIFO

Two 64-bytes-depth FIFOs are provided for data transfer between NFC/RFID and UART. One (DL FIFO) is for downlink and another (UL FIFO) is for uplink communication. In downlink, decoded data from RF is buffered in DL FIFO before sending out to UART TX. In uplink, external host shall store data in buffer prior to NFC device retrieves data. When SIC4310 performs as a memory device of an embedded system, the FIFO also serves as a buffer for data-accessing command from UART-connected device.

1.2 Typical Operating System

The SIC4310 can be configured in various arrangements as illustrated in Figure 1-2 to Figure 1-5. A loop antenna is directly connected from pin **RF1** and **RF2** for NFC communication, whereas the UART pins can connect to

- end host device such as microcontroller, end slave device such as sensor module,
- bridge device such as RS232 converter,
- or, even basic indication such as LED in GPIO mode.




Figure 1-2 Basic configuration with LED indicator




Figure 1-3 Basic UART connection to MCU (handshake is optional)




Figure 1-4 UART connection to MCU with EEPROM accessibility (UMAS connection)




Figure 1-5 RF-powered configuration for firmware upgrade



2. Pin configuration

2.1 Pin Configuration

2.1.1 QFN 3x3 - 16 Pin




Figure 2-1 QFN 3x3-16 Pin arrangement and Marking (Top View)

Table	Table 2-1 QFN 3x3 - 16 Pin Description				
PIN	SYMBOL	ТҮРЕ	Description		
1	TX /GPIO[1]	1/0	UART-TX, GPIO port[1]		
2	CTS#/RFD/GPIO[0]	1/0	Clear_to_Sent (Active low) , RF detect, GPIO port[0]		
3	XVDD	Power	VDD supply		
4	GND	Power	Ground		
5	HV	Power	Unregulated power supply		
6	SCAP	Power	Super capacitor connection		
7	RF1	Power	RF-Coil Connection Pin1		
8	RF2	Power	RF-Coil Connection Pin2		
9	NC	-	-		
10	UMAS	1	UART as UMAS Side to access internal EEPROM		
11	GPIO[7]	1/0	GPIO port[7]		
12	RFD/GPIO[6]	1/0	RF detect, GPIO port[6]		
13	PWRRDY#/GPIO[5]	1/0	PowerReady (Active low), GPIO port[5]		
14	RFBUSY/GPIO[4]	1/0	RFBUSY or GPIO port[4]		
15	RTS#/ GPIO[3]	1/0	Request_to_Sent (Active low), RF detect, GPIO port[3]		
16	RX /GPIO[2]	1/0	UART-RX, GPIO port[2]		

Note the "#" indicate active low signal.

Note the "X" in marking represents silicon revision.

Note the "YYMM" in marking represents production lot.



3. Specifications

3.1 Absolute maximum rating

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to the absolute maximum rating conditions for an extended period of time may affect the device reliability. Only one absolute maximum rating can be applied at a time.

Table 3-1 Absolute maximum rating			
Parameter	Rating		
Supply voltage (XVDD)	-0.3 V to 3.6 V		
Input voltage	-0.3 V to XVDD+0.3 V		
Output voltage	-0.3 V to XVDD+0.3 V		
RF Input current	30mA		
Operating Temperature Range	-40 °C to +85 °C		
Storage Temperature Range	-65 °C to +150 °C		
Junction Temperature	125 °C		
Thermal Impedance $(\theta_{JA})^{(1)}$ – QFN 3x3 – 16 pins	TBD		

Note θ_{JA} is determined by 2s2p 76.2x114.3-mm PCB following JEDEC51-5, -7

3.2 Electrical characteristic

Table 3-2 Operating condition						
Parameter	Description	Min	Тур	Max	Unit	Conditions
VDD	Supply Voltage	2.7	3.3	3.6	V	3.3-V version
ESD	Electrostatic discharge tolerance	2			kV	HBM model
VPOR	Reset Trigger voltage		2.4		٧	Voltage on XVDD

Table 3-3 RF	Table 3-3 RF Front End characteristic						
Parameter	Description	Min	Тур	Max	Unit	Conditions	
f-op	RF Operating Frequency		13.56		MHz		
	POR Threshold		6		V_{pk-pk}		
Vcoil-pp	EEPROM Programming		6		V_{pk-pk}		
VRFlimit	RF Limter Level @ 10mA input		10		V_{pk-pk}		
	Modulation Level @ 1mA input		2		V_{pk-pk}		
Vmod	Modulation Level @ 1mA input		4		V_{pk-pk}		
Cr	On-chipResonance capacitor		30.3		pF		
	Minimum period for RF field-off to						
TRF_off	ensure reset	1			mS		



DATASHEET



Table 3-4 Pov	Table 3-4 Power consumption						
Parameter	Description	Min	Тур	Max	Unit	Conditions	
						Standalone RFID Mode,	
						UART Disable,	
						EEPROM read mode,	
			100		uA _{pk}	$Vrf1,2=6 V_{pk-pk}$	
						Standalone RFID Mode,	
						UART Disable,	
						EEPROM Programing mode,	
Idd-RF1,RF2	Power Supply Current into RF1, RF2		120		uA _{pk}	$Vrf1,2=6 V_{pk-pk}$	
						Power Source from pin XVDD.	
						Register OSCEN = 0.	
						LDO is tuned off.	
Ixvdd	Idle Current into XVDD		10		uA	Pin UMAS = 0	

Table 3-5 Pi	Table 3-5 Pin Characteristics							
Parameter	Description	Min	Тур	Max	Unit	Conditions		
C_I/O	GPIO Pin Capacitance		10		pF			
VINL	Digital logic input Low voltage			0.8	>	XVDD = 3.3 V		
VINH	Digital logic input High voltage	2.4			V	XVDD = 3.3 V		
			0.11	0.18	V	XVDD = 3.3 V, IL = 1 mA		
VOL	Digital logic Output Low voltage		0.48	0.55	٧	XVDD = 3.3 V, IL = 4 mA		
		3.11	3.18		٧	XVDD = 3.3 V, IL = 1 mA		
VOH	Digital logic Output High voltage	2.75	2.84		V	XVDD = 3.3 V, IL = 4 mA		
Tr	Rise time		4	6	nS	XVDD = 3.3 V , CL = 10pF		
Tf	Fall time		4	6	nS	XVDD = 3.3 V , CL = 10pF		
linlogic1	Logic 1 input current			1	uA	VINH = XVDD		
linlogic0	Logic 0 input current			1	uA	VINL = 0		
Ioutlogic1	Logic 1 Output Source Current			6	mA	XVDD = 3.3 V		
loutlogic0	Logic 0 Output Sink Current			6	mA	XVDD = 3.3 V		

Table 3-6 O	Table 3-6 Operation Timing					
Parameter	Description	Min	Тур	Max	Unit	Conditions
						After Burst RF Field until
						chip ready to receive
Tpowerup	Startup time from Power up			5	mS	command.
						After Burst RF Field Until
						PowerRDY = 1
						Input power from RF is >
TPwrRDY	Power ready delay time after burst		3		mS	level set by PWR_LEV [1:0]
						After Burst RF Field Until
						PowerRDY = 1
						Input power from RF is >
TRFRDY	RF ready delay time after burst		0.5		mS	level set by PWR_LEV [1:0







Table 3-7 EEPROM							
Parameter	Description	Min	Тур	Max	Unit	Conditions	
TEEprog	EEPROM programming time		4.9		mS	Programming 1 blocks	
	Minimum XVDD voltage for						
XVddMinProg	programming voltage	2.7	3		V		
	Minimum RF voltage for						
RFMINProg	programming voltage		6		V_{pk-pk}		

Table 3-8 LDO	Table 3-8 LDO Regulator							
Parameter	Description	Min	Тур	Max	Unit	Conditions		
VREGIN	Regulator input voltage	4.0	5	7	٧			
XVDDOUT	Regulator output voltage	3.2	3.3	3.4	٧	Iload = 0 mA		
IREGOUT	Output regulator current			10	mA			
						lout = 1 mA,		
			2.9		mV	Vin = 5V		
						lout = 5 mA,		
$\Delta Vout_{LoadReg}$	Load regulation (ΔVout)		6.6		mV	Vin = 5V		
IREGBias	Regulator Bias Current		20		uA	5 V < VREGIN < 7 V		
XVDDcap	XVDD Decoupling Capacitor	100			nF	Regulator Stable		

Table 3-9 On-chipOscillator							
Parameter	Description	Min	Тур	Max	Unit	Conditions	
Fosc	Nominal oscillator frequency		1.8432		MHz	XVDD = 3.3V	
						XVDD = 3.3V	
ΔFosc	Frequency deviation	-2		2	%	Temp = -40C to 85C	
	Current consumption when						
losc	oscillator is on		15		uA		
Tosc_settle	Oscillator Settling time		100	120	uS		

3.3 Peripheral Specification

Table 3-10 Peripheral Specification							
Block	Properties	Min	Тур	Max	Unit		
UART	UART_Baud Rate	1,200	115,200		kbps		
	Downlink FIFO Size		64		Bytes		
FIFO	Uplink FIFO Size		64		Bytes		
	Total Size		228		Bytes		
	Write endurance	100,000			Times		
EEPROM	Retention	10			Years		



4. Communication

The SIC4310 is a dual interface transponder IC which can be accessed by an NFC/RFID device and UART interface provides facilities to be connected to various UART devices. In addition, the SIC4310 enables transparent data transmission between NFC/RFID reader device and UART end device. The RF interface and UART interface behaviour is delineated in this section.

4.1 RF interface

The RF interface of SIC4310 is based on the standard for contactless smart cards ISO 14443A-2. PCD and PICC according to ISO standard is referred respectively as NFC/RFID device and SIC4310/tag/transponder throughout this document.

The SIC4310 activates itself by the energizing RF field generated by its companion NFC/RF device. When the transponder is powered up and internal supply voltage is higher than the POR threshold, the chip initiates itself and waits silently for an operational command and then starts transmitting in uplink as a response.

4.1.1 Downlink

In downlink, the RF device starts sending command to the transponder by interrupting field. The downlink communication takes place using 100% ASK modulation with Miller coding. The transmission bit-rate is 106 kbps (fc/128). Figure 4-1 depicts example of downlink telegram.




Figure 4-1 Example of downlink telegram

4.1.1.1 Downlink bit pattern

Downlink bit pattern is based on the ISO 14443 type-A protocol as defined in Table 4-1 and Table 4-2.

Table 4-1: Sequences for the downlink bit-pattern				
Sequence X	After a time of 64/fc a "pause" shall occur			
Sequence Y	For the full bit duration (128/fc) no modulation shall occur			
Sequence Z	At the beginning of the bit duration a "pause" shall occur			

Table 4-2: Information to code with the downlink sequences				
Logic '1'	Sequence X			
Logic '0'	Sequence Y with the following two exceptions:			
	- If there are two or more contiguous '0's, sequence Z shall be used from the second '0' on			
	- If the first bit after a "start of frame" is '0', sequence Z shall be used to represent this and any '0's which follow directly thereafter			
Start of communication	Sequence Z			
End of communication	Logic '0' followed by sequence Y			
No information	At least two sequence Y			



4.1.2 Uplink

After the SIC4310 operates command from NFC device and the SIC4310 starts transmission in uplink as a response. The transponder communicates with NFC/RFID device by load modulation through inductive coupling field. Uplink bit pattern is defined based on ISO14443 type A. The uplink bit definition is described in Table 4-3 and Table 4-4. The uplink data is encoded in Manchester format with subcarrier frequency of 847 KHz (fc/16). One-bit duration is 8 periods of the subcarrier, equivalent to bit-rate of 106 kbps (fc/128).

Figure 4-2 depicts example of data encoding in uplink telegram.

Table 4-3: Sequences for the uplink bit pattern						
Sequence D	The carrier shall be modulated with the subcarrier for the first half (50%) of the bit duration					
Sequence E	The carrier shall be modulated with the subcarrier for the second half (50%) of the bit duration					
Sequence F	The carrier is not modulated with the subcarrier for one bit duration					

Table 4-4: Uplink data coding								
Logical '1'	Sequence D							
Logical '0'	Sequence E							
Start of communication	Sequence D							
End of communication	Sequence F							
No information	No subcarrier							




Figure 4-2 Example of uplink telegram



4.1.3 Frame pattern

The frame pattern for RF communication is based on ISO14443 type-A protocol. There are three types of frame pattern illustrated in Figure 4-3. The frame types are as follows: short frame, standard frame and bit-oriented anti-collision frame. The purposes of each frame type are summarized in Table 4-5. This frame format applied for both downlink and uplink. Each frame begins with a start bit and ends with an end bit. Transmission starts with the LSB of the lowest byte of transmission data. Each byte is transmitted with an odd parity. Note that, for transferring data from RF to UART, the maximum frame size for UART data transmission is 64 bytes excluding the CRC. Hence, the maximum bit length (Start of frame +Payload + End of frame) of downlink frame is 597 bits (1+66x9+2) and 596 bits (1+66x9+1) in uplink. For more information, please refer to ISO14443-3.




Figure 4-3 Frame format for RF communication





Table 4-5: Information	n to code with the uplink sequences	
Frame Type	Purpose	Command Example
Short Frame	Initiating	<u>ISO14443A</u> : <i>REQA, WUPA</i>
Standard Frame	Transmitting regular command and data exchange between the transponder and NFC device.	ISO14443A: SEL, HLTA, READE2, WRITEE2, Compatible WriteE2 RFID_UART: TxRU, RxUR, TRxRU, Clear_Flag RF-CONFIG: ReadReq, WriteReq
Bit-oriented anti-collision frame	Transmitting and receiving data during anti-collision loops.	ISO14443A : AC

4.1.4 Timing

The commands and response timing of SIC4310 is according to the standard of frame delay time of ISO 14443A. Based on ISO14443A, there are frame guard time between downlink and uplink and vice versa. Downlink frame delay time is the guard time between end of the last pause transmitted by the NFC/RFID device and the first modulation edge of the start bit transmitted by the transponder. Depicted in Figure 4-4, the downlink frame delay time is (n*128+84)/fc or (n*128+20)/fc depending on end bit value ('0' or '1' respectively). The n value must be more than 9. The transponder response starts in defined time slot. On the other hand, uplink frame delay is the guard time between the last modulation transmitted by the transponder and the first pause transmitted by the NFC/RFID, which is at least 1172/fc or 87 µs approximately. The uplink frame delay is shown in Figure 4-5.

Last data bit transmitted by NFC/RF device

First modulation of transponder




Figure 4-4 Downlink frame delay time




Figure 4-5 Uplink frame delay time

DATASHEET SiC4310

4.1.5 State of operation

When the SIC4310 gets operational command from NFC/RFID device, digital controller processes incoming commands and operate based on current state. Figure 4-6 depicts the transponder's state diagram based on ISO 14443-3 type A.




Figure 4-6 State of operation (pin UMAS = 0)

Initial state: After POR, state of the SIC4310 enters "Initial" state to initializes itself. In this state, digital controller loads pre-program reloading value from EEPROM to initial register before entering "Idle". Entering this state can also occur when the pin UMAS is changed from '0' to '1' or '1' to '0', or RF field is absent. Note that RF field is treated to be absence if field disappear more than 500 uS.

Halt & Idle state: After initialization, the SIC4310's state switches to "Idle" waiting for command WUPA or REQA. These commands change the state to "Ready1". Any other command obtained in this state is considered as an error and the state persists in the same state. There is an equivalent state "Halt", entering from command Halt. Only command WUPA can make the SIC4310 leave this state.

Ready1", anti-collision level-1 method is applied. Digital controller expects a matched **Selection1** or **Anti-collision1**. For the **Anti-collision1**, the rest of UID is responded. For the **Selection1**, when cascaded level1 UID is matched, digital controller responds SAK and transits to "Idle" or "Halt".state "Ready2". Any other command obtained in this state is considered as an error and digital controller return to

Ready2", anti-collision level-2 method is applied. Digital controller decoder expects a matched **Selection2** or **Anti-collision2**. For the **Anti-collision2**, the rest of UID is responded. For the **Selection2**, when cascaded level-2 UID is matched, digital controller responds SAK and transits to state "**Active**". Any other command obtained in this state is considered as an error and digital controller return to "**Idle**" or "**Halt**".

Active: In active state, the SIC4310 can perform RFID-memory access command, UART interface command and register accessing. The RFID-memory access command are *ReadE2*, *WrireE2*, *Compatible WriteE2*, UART interface command are *TxRU*, *RxUR*, *TRxRU* and *Clear_Flag*. The register accessing commands are *ReadReg*, *WriteReg*.



Digital state can exits "Active" and switches to state "Halt" by command Halt. If RF communication error occurs during transmission in this state, Digital controller returns to "Idle" or "Halt". In case of RF-access memory command error or framing error, transponder replies a 4-bit NAK. In case of UART interface command error, transponder replies an 8-bit B_NAK and remains in Active" state. Note that, RF communication is enabled only when pin UMAS is set '0'. When pin UMAS is set to '1', the digital state is switched to UART memory mode, which EEPROM can be accessed from external UART device such as MCU. Note that no response to NFC/RFID reader device, when pin UMAS is set in this state ('1').

4.2 UART Interface

The SIC4310 can directly pass data from RF to UART, or vice versa, without wasting time in programming content into EEPROM and then transferring. RF-to-UART communication takes place when the state of digital controller is in "Active"/"Active*" state. Valid UART-TX data can transmit to end device as soon as after a valid downlink command packet is received. UART-connected device can store data into SIC4310's uplink FIFO when digital controller enters "Ready"/"Ready*" or "Active"/"Active*"state.

UART byte packet format is depicted in Figure 4-7.




Figure 4-7 UART byte packet

For direct data transfer from NFC/RFID device to UART, only payload data in RFID packet is transmitted and received through UART. The command for RFID-UART interface is described in Section 8.2

Internal EEPROM can be accessed from UART-connected devices by rising pin **UMAS** to '1', although RF field is absent. To access EEPROM, UART-connected devices send command to pin **RX**, and receive response data from pin **TX**. The command format detail is shown in section 8.4. When pin **UMAS** is set to '1', on-chip oscillator automatically turned on. Then, accessing EEPROM from UART always operates whatever register **OSC_EN** is set to any value.

It is important to note that NFC/RFID device cannot communicate with SIC4310 when logic on pin **UMAS** is set '1'. In other word, there is no respond to any downlink commands on RF side in this state. After **UMAS** go back to logic '0', RF state restarts from "Initial".

Toggling pin **UMAS** during command operation either from RF or EEPROM, accessing from UART side, can make current operation corrupt. Note that current operation is not break suddenly and digital controller waits until the current operation finishes before switch to receive command from RF side or UART side. In accessing EEPROM from UART, UART-connected device shall monitor activity from <u>RF Detect</u> (GPIO[0], GPIO[6]) and <u>RFBusy</u> (GPIO[4]) before raise pin UMAS to '1'.





5. EEPROM Organization

The SIC4310 contains a 228-byte non-volatile EEPROM memory, conforming to NFC tag type 2 arrangement as shown in Figure 5-1. The memory is incorporated with 56 pages of 4 bytes each. The EEPROM content can be accessed from either RF side or UART side. In Figure 5-1, the green section of memory is NFC static memory area and the rest areas is NFC dynamic memory area. For control bits, **UID**, **Static Lock Byte**, **OTP** are stored in NFC static memory area while **Dynamic Lock Byte** and **Register Reload Value** are stored in NFC Dynamic memory area. Usable user memory for application is 192 bytes (Page 3 to Page51).

Page (Dec)	Page (Hex)	Byte 0	Byte 1	Byte 2	Byte 3	Memory Type	Description	Note
0	00	UID0	UID1	UID2	BCC0	R/O		
1	01	UID3	UID4	UID5	UID6	R/O		
2	02	BCC1	Internal	Lock Byte0	Lock Byte1	R/O, R/W	UID / Lock	64 byte
3	03	OTP	OTP	OTP	OTP	R/W (OTP)		NFC Static
4	04					R/W	48-byte	Memory
						R/W	User Data	
15	0F					R/W		
16	10					R/W	4.4.4	
						R/W	144-byte User Data	
51	33					R/W	USEI Data	164 byte
52	34	Lock Byte2	Lock Byte3	Lock Byte4	RFU	R/W	Lock Byte	NFC
53	35	RL REG 0	RL REG 1	RL REG 2	RL REG 3	R/W	461	Dynamic Memory
54	36	RL REG 4	RL REG 5	RL REG 6	RL REG 7	R/W	16-byte	iviciliory
55	37	RL REG 8	RL REG 9	RL REG 10	RL REG 11	R/W	Reload Register	
56	38	RL REG 12	RL REG 13	RL REG 14	RL REG 15	R/W	Negistei	

Figure 5-1 SIC4310 EEPROM Memory map

5.1 UID

UID is a factory pre-programmed, write-protected identification number that is composed of a 7-byte serial number along with its two check bytes. **UID** is stored in byte 0 of page 0 to byte 0 of page 3 of the EEPROM as depicted in Figure 5-1. When the SIC4310 receives **Anti-collision** command, it responds the NFC/RFID reader device with **UID**. **BCC** is kept in the EEPROM during manufacturing to ensure that uplinked **UID** is stored in EEPROM correctly.

5.2 Static lock byte

Byte 2 and 3 of page 2 (0x02) of EEPROM memory contain static lock byte named **Lock byte0** and **Lock byte1**. Each bit, can be called lock bit, controls programmability for its addressed page or corresponding group of lock bits itself. When a certain lock bit in **Lock byte0** or **Lock byte1** is set to '1', addressed page cannot be changed. Bits of these lock bytes are one-time program (OTP). Therefore, once it is programmed to '1', such a bit is unable to clear back to '0'.

Three LSB bits of Lock byte0 functions as lock of lock-bits of static user memory. When an individual bit in these three LSB bits is set, the corresponding page lock bit values cannot be altered everlastingly and the addressed pages remain locked or unlocked state based on last individual lock bit value. Note that new lock bit configuration is loaded and effective after (re)entering "Idle" or "Halt" state.

•	Page 2 0x02)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 2	Lock	Lock Page	Lock of	Lock of	Lock of				
	Byte 0	7	6	5	4	OTP	Lock Bit	Lock Bit	OTP
							15-10	9-4	Lock Bit
Byte 3	Lock	Lock Page							
	Byte 1	15	14	13	12	11	10	9	8

Figure 5-2 Lock configuration in static memory



5.3 OTP

Page 3 of EEPROM memory is the OTP page with four OTP bytes. All bits of these OTP bytes are set to '0' from manufacturing and can be programmed to '1' bit-wise by **WriteE2** and **Compatible WriteE2** commands. Once any OTP bit is programmed to '1', it cannot be reprogrammed such a bit back to '0' by any write command. OTP programing behaviour is shown in Figure 5-3.

Absolute byte Address	Byte 12	Byte 13	Byte 14	Byte 15	
Byte in Page 3	Byte 0 Byte 1		Byte 2	Byte3	
(Page 0x03)					
Default value	0000 0000	0000 0000	0000 0000	0000 0000	
Program with	1111 1111	0000 1100	0000 0101	0000 0000	
Result in page 3	1111 1111	0000 1100	0000 0101	0000 0000	
Program with	0000 0000	1111 1100	0000 0000	0000 0111	
Result in page 3	1111 1111	1111 1100	0000 0101	0000 0111	

Figure 5-3 OTP behavior in Page 3

5.4 User Memory

Page 4 to page 51 of the EEPROM is user memory. Initially, all blocks of user memory is programmed to '0' during manufacturing. It can be written by *WriteE2* or *Compatible WriteE2* commands and read by *ReadE2* command. Address of EEPROM is designed to support NFC data in TLV format such as Lock Control, Memory control or NDEF message. NFC data such URL can be stored in memory. Figure 5-4 shows an example of URL written in the user memory under TLV format. For more information please refer to "NFC Forum tag type2 specification" standard.




Figure 5-4 URL written in the user memory under TLV format





5.5 Dynamic lock byte

Page 52 of the EEPROM contains **Dynamic lock** bytes. Function of each bit of **Dynamic lock** bytes is to set an associated read/write memory area to be a read-only. Lock configuration of dynamic memory is shown in Figure 5-5.

Byte in (Page	•	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 0	Lock Byte 2	Lock Page 36-39	Lock Page 32-35	Lock Page 28-31	Lock of Lock Byte2 Bit 5-7	Lock Page 24-27	Lock Page 20-23	Lock Page 16-19	Lock of Lock Byte2 Bit 1-3
Byte 1	Lock Byte 3	RFU (OTP)	RFU (OTP)	RFU (OTP)	RFU (OTP)	Lock Page 48-51	Lock Page 44-47	Lock Page 40-43	Lock of Lock Byte3 Bit 1-3
Byte 2	Lock Byte 4	RFU (OTP)	RFU (OTP)	RFU (OTP)	Lock Reload	RFU (OTP)	RFU (OTP)	RFU (OTP)	Lock of Lock Byte3 Bit 4
Byte 3	Lock Byte 5	RFU (OTP)	RFU (OTP)	RFU (OTP)	RFU (OTP)	RFU (OTP)	RFU (OTP)	RFU (OTP)	RFU (OTP)

Figure 5-5 Lock configuration of dynamic memory

5.6 Register Reload value

Page 52 to 56 of EEPROM contains reloading value for register page. Reloading process to register page performs during *"Initial"* state. 16-byte data in EEPROM starting from Byte0 of Page53 to Byte3 of Page56 are transferred to Address 0 to Address 15 of register page.





6. Register

6.1 Register Overview

The SIC4310 consists of two types of 16-byte addressable register pages namely Read only and Read/Write. The register pages initializes automatically from EEPROM after POR. Behaviour of register pages are described in following Table 6-1. The overview of the register map is shown in Table 6-2. The register names are listed in the farright column.

Table 6-1: Type of Register									
Туре	Description								
Read only	The read only register is used to display the status of the internal state machine. Writing these registers will not affect their values.								
Read/ Write	The read-write register is used to configure and control behaviours of the NFC/RFID reader device IC. These registers can be written and read by the external controller.								

Table 6-2:	SIC431	.0 Regist	er Map											
							Bit							
Group	Addr	Туре	7	6	5	4	3	2	1	0	Register Name			
	0x00	Status			CTS	RTS	DL_FF_EMT	DL_FF_OVF	UL_FF_EMT	UL_FF_OVF	UART_Status			
	0x01	Status				SCAP_RDY	UART_RDY	XVDD_RDY	PWR_RDY	LDO_ON	Power_Status			
	0x02	RFU					RFU							
	0x03	Config						TRxRU	_Time		TRxRU Response Time			
	0x04	Config					Stop_Len		Parity		UART_Frame			
UART	0x05	Config					UAR ⁻	T_DIV_m			UART_Divisor_m			
Status &	0x06	Config					UAR	T_DIV_n			UART_Divisor_n			
Control	0x07	Config						OSC_T	uning		OSC_Tuning			
	0x08	Config	DIR7	DIR6	DIR5	DIR4	DIR3	DIR2	DIR1	DIR0	GPIO_DIR			
	0x09	Config	MODE7	MODE6	MODE5	MODE4	MODE3	MODE2	MODE1	MODE0	GPIO_Mode			
	0x0A	Config	OUT7	OUT 6	OUT5	OUT4	OUT3	OUT2	OUT1	OUT0	GPIO_Out			
	0x0B	Status	IN7	IN 6	IN 5	IN 4	IN 3	IN2	IN1	IN0	GPIO_In			
	0x0C	Config	PU7	PU6	PU5	PU4	PU3	PU2	PU1	PU0	GPIO_PU			
	0x0D	Config			PW_l	V[1:0]	OSC_EN	Peripheral_Config						
IO and	0x0E	Config		LDO_D_LV RFLM_LV Peripheral_Adjustment										
Peripheral	0x0F	Config					RFU				RFU			

Table 6-	-3: Fact										
							Bit				
Group	Addr	Туре	7	6	5	4	3	2	1	0	Register Name
	0x00	Status									UART_Status
	0x01	RFU									Power_Status
	0x02	RFU									
	0x03	Config					TRxRU Response Time				
	0x04	Config					0		000b		UART_Byte_Configuration
	0x05	Config					00	0001b			UART_Divisor_m
UART	0x06	Config			001000b					UART_Divisor_n	
Status	0x07	Config						100)0b		OSC_Tuning
	0x08	Config	0	0	0	0	0	0	1	1	GPIO_Direction
	0x09	Config	0	0	0	0	0	1	1	1	GPIO_Mode
	0x0A	Config	0	0	0	0	0	0	0	0	GPIO_Out
	0x0B	Status									GPIO_In
	0x0C	Config	0	0	0	0	0	0	0	0	GPIO_PullUp
	0x0D	Config			C	00b		1	1	1	Peripheral_Config
	0x0E	Config						Peripheral_Adjustment			
Ю	0x0F	Config									RFU





6.2 Register Detail

6.2.1 Register 0x00 : UART_Status

Bit7	Bit	6	Bit5	,	Bit4	Bit3	Bit2	Bit1	Bit0		
-	-	CTS			RTS	DL_FF_EMT	DL_FF_OVF	UL_FF_EMT	UL_FF_OVF		
Parameter		Туре		Fun	ction and Desc	cription					
CTS R/O - Status			Status	CTS	pin status ind	icator					
				CTS	become 1, wh	ien, external UA	RT device is rea	dy to receive da	ta.		
				If C1	rs function is o	lisable (by GPIO	_Mode and GP	IO_DIR), CTS = 1			
RTS	R/O - Status				RTS pin status indicator						
				RTS become 1, when UL FIFO is ready to receive data.							
				If R1	rs function is o	disable (by GPIO	_Mode and GP	IO_DIR), RTS is a	lways 1.		
DL_FF_EMT		R/O -	Status	Dov	ınlink FIFO Em	pty Indicator					
DL_FF_OVF		R/O -	Status	Dov	nlink FIFO Ov	erflow Indicator	flag				
				(Can be clear by command <i>Clear_Flag</i>)							
UL_FF_EMT		R/O -	Status	atus Uplink FIFO Empty Indicator							
UL_FF_OVF R/O - Status			Status	Uplink FIFO Overflow Indicator flag							
				(Ca	n be clear by c	ommand <i>Clear_</i>	Flag)				

Signal at pin GPIO[0] and GPIO[3], functioning as UART-CTS# and UART-RTS# in handshaking mode, are inversion of value in flag CTS and RTS in register page. When downlink or uplink overflow status is set, such FIFO cannot receive any further data. NFC/RFID device must sent command Clear_Flag to reset the FIFO status before performing data transmission through the FIFO.

6.2.2 Register 0x01 : Power_Status

Bit7	Bit6	Bit5	5	Bit4	Bit3	Bit2	Bit1	Bit0			
-	-	-	S	SCAP_RDY	UART_RDY	XVDD_RDY	PWR_RDY	LDO_On			
Parameter	Тур	e	Function	Function and Description							
SCAP_RDY	R/C) - Status	SCAP_	SCAP_RDY that equals to 1 means that voltage on pin SCAP is higher than							
			4.5V	4.5V							
UART_RDY	R/0) - Status	UART_RDY that equals to 1 means that on-chip oscillator is stable and ready to								
			operat	te UART con	nmunication.						
XVDD_RDY	R/C) - Status	XVDD_	_RDY that e	quals to 1 means	s that voltage o	n pin xvdd is hi	gher than			
			XVDD	drop level. F	Register LDO_D _	LV defines thre	shold level for X	VDD drop			
			level.								
PWR_RDY	R/C) - Status	When	PWR_RDY i	s set to 1, RF inp	out power is hig	her than defined	d supplying			
			level. Power supplying level can be set from register RFLM_LV.								
LDO_ON	R/C) - Status	When	LDO_ON is	set to 1, on-chip	LDO regulator	is successfully to	irned on			

6.2.3 Register 0x03 : TRxRU_Response_Time

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
-	-	-	-	TRxRU_Time				
Parameter	Туре	Fun	ction and Desc	ription				
TRxRU_Time	R/W - 0	Tran	nsceive Respon	nes the response use Time = 2 ^{TRXR} f TRXRU_Time is	U_Time x (1 ms).		





6.2.4 Register 0x04 : UART_Frame

Bit7	Bit6	Bit5		Bit4	Bit3	Bit2	Bit1	Bit0
-	-	-		-	Stop_Len		Parity	
Parameter	Туре		Descri	iption				
Stop_Len	R/W - 0	Config	Stop_	Len configur	es the stop bit o	f UART Byte		
			0	1 bit				
			1	2 bit				
Parity	R/W - 0	Config	Parity	configures t	he Parity of UAR	T Byte		
			0XX	None				
			100	'0' (Space)				
			101	'1' (Mark)				
			110	Even				
			111	Odd				

6.2.5 Register 0x05 : UART_Divisor_m

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
-	-		UART_DIV_m					
Parameter	Туре		Description					
UART_DIV_m	R/W - Config		UART commu	_	Γ_Divisor_m m	RT clock to set s ust be used tog	•	

6.2.6 Register 0x06 : UART_Divisor_n

Bit7	Bit6	Bit5	Bit5 Bit4 Bit3 Bit2 Bit1 Bi						
-	-			UART_	DIV_n				
Parameter		Туре	Description						
UART_DIV_n			communication UART_Divisor_	of n is 2. If n <	_n must be use	ed together wit	h		

6.2.7 Register 0x07 : OSC_Tuning

Bit7	Bit6	Bit5	Bit4	Bit3 Bit2 Bit1 Bit0				
-	-	-	-	OSC_Tuning				
Parameter	Т	ype	Description					
OSC_Tuning	R	t/W	0000 : frequent 1111 : frequent Note that on-commanufacturing	use to fine tune from the highest set to the highest set to the look this frequency is the frequency look the frequency is the frequency in the frequency in the frequency is the frequency in the frequency in the frequency in the frequency is the frequency in the frequency in the frequency in the frequency is the frequency in th	ghest adjustab west adjustab uned to 1.843 don't need to	ole value. le value. 2MHz during tune the frequ	ency.	





6.2.8 Register 0x08 : GPIO_Direction

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
DIR 7	DIR 6	DIR 5	DIR 4	DIR 3	DIR 2	DIR 1	DIR 0	
Parameter	Туре	Description	Description					
DIR [7:0]	R/W Config	Define the	Define the direction of GPIO					
		0	Input					
		1	Output					

6.2.9 Register 0x09 : GPIO_Mode

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Mode 7	Mode 6	Mode 5	Mode 4	Mode 3	Mode 2	Mode 1	Mode 0	
Parameter	Туре	Descriptio	Description					
Mode [7:0]	R/W Config	Defines th	e function of GF	210				
		0	0 General Purpose I/O					
		1	Special Function	n				

6.2.10 Register 0x0A : GPIO_OUT

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Out 7	Out 6	Out 5	Out 4	Out 3	Out 2	Out 1	Out 0	
Parameter	Туре	Description	1					
Out [7:0]	R/W Config	Defines the	Defines the output value when function as general output					
		0	ogic Low					
		1	ogic High					

6.2.11 Register 0x0B : GPIO_IN

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
IN 7	IN 6	IN 5	IN 5 IN 4 IN 3 IN 2 IN 1 IN 0						
Parameter	Туре	Description	Description						
IN [7:0]	R/O Status	Register IN[Register IN[n] report logic value present at IO Pins.						
		If direction	If direction is output, return OUT[n] value.						

6.2.12 Register 0x0C : GPIO_PullUp

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
PU 7	PU 6	PU 5	PU 4	PU 3	PU 2	PU 1	PU 0	
Parameter	Туре	Description						
PU [7:0]	R/W Config	PU [n] conf	PU [n] control pull up resistor when IO is set to GPIO and input					
		0 0	0 Disable Pull Up resistor					
		1 I	nable Pull Up r	esistor when se	et to Input			





6.2.13 Register 0x0D : Peripheral_Config

Bit7	Bit6	Bit5	Bit4 Bit3 Bit2 Bit1 Bit0						
RF	U	P\	V_LV[1:0)]	RFU	PWCHK_EN	LDO_EN	OSC_EN	
Parameter	Туре		Description						
PW_LV[1:]	R/W -	Config P	PW_LV defines threshold power level received from coil to turn on LDO for						
		d	driving external load on XVDD.						
			00	300 μΑ					
			01 2.5mA						
			10 5mA						
			11	10mA					
PWCHK_EN	R/W -	Config P	WCHK_E	N enable o	qualifying proces	s before turnin	g on the on-ch	ip LDO.	
		0		Disable (on-chip LDO is o	n immediately	without qualify	ying)	
		1		Enable					
LDO_EN	R/W -	Config L	DO_EN e	nable the	on-chip LDO Reg	ulator			
		0		Disable L	.DO				
		1		Enable L	DO				
OSC_EN	R/W -	Config C	SC_EN e	nable on-c	thip oscillator for	UART commu	nication.		
		0		Disable on-chip oscillator					
		1		Enable o	n-chip oscillator				

6.2.14 Register 0x0E : Peripheral_Adjustment

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
		RFU			LDO_D_LV		RFD_LV
Parameter	Туре	Des	scription				
LDO_D_LV	R/W - 0	Config Def	ine threshold	voltage drop lev	vel at pin xv DD	that set XVDD_RD	Y flag.
		0	2.4 volt				
		1	2.7 volt				
RFLM_LV	R/W -	Config Def	ine RF limiter	level to limit ch	arging voltage o	n pin SCAP and p	in HV
		0	5 volt				
		1	6.5 volt				



7. Architecture and Peripheral Interface

Highlighted in color blocks in Figure 7-1, the configurable peripheral from registers are RF-AFE, LDO, GPIO, UART and On-chipOscillator. This section describes relation between function of the sub blocks and related registers.




Figure 7-1 Configurable peripheral component

7.1 RF Analog Front End

7.1.1 RF Field Detector (RFD)

RF field detector (RFD) detecting presenting of RF field to reset the RF state to "*Idle*". If pin GPIO[0] or GPIO[6] is configured to special mode, the signal can be used to inform external UART-connected device RF field is present. The RF field detector can operate as soon as system is powered on regardless of digital controller's state.

7.1.2 Super Capacitor Charger

The RF-AFE is designed to collect excess energy from RF field to store in super-capacitor connected to pin **SCAP**. If the energy stored in this capacitor is higher enough, storage energy can be used to power the SIC4310 itself when RF power absent for a certain time or to stabilize power for load connected on pin **XVDD** including internal oscillator.

The voltage on pin **SCAP** can be detected by reading register **SCAP_RDY** (0x01.4). To protect over charging on the super-capacitor, register **SCAP_RDY** must be monitored during charging. The SCAP pin can be left floating without any effect. Functions of registers associated with pin **SCAP** are described in Table 7-1. Note that register is not available in SIC4310 rev.A, for which marking is 4310A.

Table 7-1 Regis	Table 7-1 Registers associated with Super Capacitor Charger								
Register	Address	Indication	Type	Default Value					
SCAP_RDY	0x01.4	SCAP_RDY that equals to 1 means that voltage on pin SCAP is higher than 4.5V	Read only	'0'					





7.2 Low Drop Out (LDO) Regulator

The low-drop-out (LDO) regulator is generally used in application that requires power from RF to operate external load and UART communication such as offline parameter upgrading to MCU. The LDO supplies a stable 3.3-V power supply to internal on-chip oscillator, external load on pin **XVDD** and the GPIO. Provided that input power is high enough, the LDO has a maximum driving capability of 10mA. The LDO is factory trimmed with $\pm 2\%$ accuracy. Typically, the regulator requires $0.1\mu F$ and $10\mu F$ decoupling capacitor in parallel on pin **XVDD** but at least $0.1\mu F$ decoupling capacitor is required to ensure the stability of the LDO. For loading higher than 1mA, it is recommended to connect another $0.1\mu F$ decoupling capacitor on pin **HV**. External power source can supply power back through pin **XVDD** without loading effect due to the LDO output circuit whatever it is turned on or off.

The LDO can operate when the **LDO_EN** (0x0D.1) is set to '1' and input power from RF is high enough. After setting **LDO_EN** to '1', the LDO may not immediately turn on until incoming power is detected that it is higher than predefined level. If incoming power is higher than the predefined level, the input power status **PWR_RDY** (0x01.1) shows '1'. Note that the status of **PWR_RDY** can be displayed at pin **GPIO[5]** in inversion logic **PWR_RDY** when it is set in special function. If the **LDO_ON** (0x01.0) shows '1', the LDO is successfully turned on. This power qualifying mechanism is to ensure the stability in supplying external load on pin **XVDD**. Options for checking level are 300 μ A, 2.5mA, 5mA, or 10 mA which can be set by register **PWR_LEV** [1:0] (00b = 300 μ A, 01b = 2.5mA, 10b = 5mA, 11b = 10mA). Although this power qualifying mechanism can be disable by setting **PWCHK_EN** (0x0D.2) to '0', it is recommend to turn on to guarantee power supplying stability.

The load power consumption must be less than sourcing capability from RF. After the LDO is turned on, the surplus power, which is the sourcing capability deducted by load consumption, is continuously monitored. If the surplus power is dropped below 20% of pre-set checking level, the warning flag "PWR_LOW" is set to '1' in byte B_NAK in response frame and status register PWR_RDY and PWR_RDY# toggle to '0' and '1" respectively. The "PWR_LOW" is still held at '1', although the surplus power becomes higher than 20% of checking level. Afterwards, every UART responses are equipped with a B_NAK until the command Clear_Flag has been received. The flag will be successfully cleared by this command if surplus power is higher than 20% of the checking level. When the "PWR_LOW" is set, the LDO is not turned off and still supply power to load until it hit its maximum current-sourcing capability. When LDO is overloaded, voltage on XVDD drops from 3.3V. Output regulated voltage level on pin XVDD can be roughly monitored via register XVDD_RDY. User should carefully ensure the maximum amount of load which should be less than the sourcing capability.

The LDO is designed to protect communication between the SIC4310 and NFC/RFID device from overloading, although pin **XVDD** is shorted to ground. The LDO can only be switched off by setting **LDO_EN** to '0'. Generally, it is recommended to turn on the regulator by command and default loading from register should be '0'.

Functions of associate registers are delineated in Table 7-2. Pins related to LDO are described in Table 7-3.

Table 7-2 Regi	sters associa	ted with the LDO		
Register	Address	Function	Type	Factory preset
				value
LDO_ON	0x01.0	Indicator shows that LDO is already turned on. Read only		'0'
PWR_RDY	0x01.1	Indicator shows that input power is high enough to turn LDO on and surplus power is enough. (Active high)		'0'
XVDD_RDY	0x01.2	Indicator shows voltage on pin XVDD is higher than define level. Power can be either from RF power harvesting or external source at pin XVDD.	Read only	′0′
LDO_EN	0x0D.1	Configuration for turning on LDO.	Read/Write	'0'
PWCHK EN	0x0D.2	Configuration to enable power qualifying	Read/Write	'1'
PWCHK_EN		process.		
PW_LV[1:0]	0x0D.[5:4]	Configuration for defining threshold power	Read/Write	10b
		level received from coil to turn on LDO.		
LDO_D_LV	0x0E.2	Adjustment for threshold voltage drop level at	Read/Write	'0'
LDO_D_LV		pin XVDD for XVDD_RDY flag.		





Table 7-3: Pins related to LDO				
Pin Name	Pin #	Function		
HV	5	Unregulated power supply pin		
		- For large load supplying, 0.1μF decoupling capacitor is required at this pin.		
XVDD	3	VDD supply pin		
		- Output for power port for RF power harvest mode.		
		- Input for power port for external-power-source operated device.		
		- At least 0.1μF decoupling capacitor is required at this pin.		
		- For large load supplying, 0.1μF and 10μF decoupling capacitor are required		
		at this pin.		
GPIO[5]	13	RF Power Ready indicator pin		
(PWRRDY#)		- Indicator showing input power is high enough to turn LDO on and surplus		
		power is enough. (Active low)		

7.3 GPIO (General Purpose Input and Output)

The GPIO in the SIC4310 is intended for UART communication, chip's status indicator and general purpose input/output operations based on GPIO_Mode. Register GPIO_DIR set the direction of GPIO pins to be either input or output. NFC/RFID reader device can write to register GPIO_Out to set the output value to '0' or '1' in case of output and can read the status from register GPIO_In to get logic value present on each pin in case of input. When GPIO is input, each GPIO can be pulled-up individually by GPIO_PU. The pull-up register is 120k. The sourcing capability is 4 mA per GPIO pin and operating voltage is from 2.7V to 3.3V. Functionalities and direction for GPIOs are summarized in Table 7-4.

Table 7-4 Pin Functionalities					
PIN#	PIN Name	DIR[x] = 0 (Input)		DIR[x] = 1 (Output)	
		Mode[x] = 0	Mode[x] = 1	Mode[x] = 0	Mode[x] = 1
2	GPIO[0]	Input [0]	UART-CTS#	Output [0]	RF Detect
1	GPIO[1]	Input [1]		Output [1]	<u>UART-TX</u>
16	GPIO[2]	Input [2]	<u>UART-RX</u>	Output [2]	
15	GPIO[3]	Input [3]		Output [3]	UART-RTS#
14	GPIO[4]	Input [4]		Output [4]	<u>RFBusy</u>
13	GPIO[5]	Input [5]		Output [5]	PWR RDY#
12	GPIO[6]	Input [6]		Output [6]	RF Detect
11	GPIO[7]	Input [7]		Outp	out [7]

Table 7-5 Registers associated with the LDO					
Register	Address	Functions	Туре	Factory preset	
				Value	
GPIO_DIR	0x08	Direction of GPIO	Read/Write	0x02	
GPIO_Mode	0x09	Special Function of GPIO	Read/Write	0x02	
GPIO_Out	0x0A	Output value of GPIO	Read/Write	0x00	
GPIO_In	0x0B	Input value of GPIO	Read only	0x00	
GPIO_PU	0x0C	Pull up enable of GPIO	Read/Write	0x00	

When **GPIO[0]** is set to function as <u>UART-CTS#</u>, if **GPIO[0]** receives logic '0', SIC4310 send data out through <u>UART-TX</u> to end device when data is available in FIFO. When **GPIO[0]** is not set to function as <u>UART-CTS#</u>, register **CTS** is always set to '1'. This mean SIC4310 always send data out through <u>UART-TX</u> to end device when data is available in FIFO. The **GPIO[0]** and/or **GPIO[6]** can be set to display <u>RF Detect</u> indicating presence of RF field. When <u>RF Detect</u> displays logic '1', UART-connected device shall aware in rising pin **UMAS** to '1', else NFC/RF Device will be disconnected from the SIC4310.

When **GPIO[3]** is set to function as <u>UART-RTS#</u>, signal <u>UART-RTS#</u> is active low when Uplink FIFO (UART-receive FIFO) is ready to receive data.



The **GPIO[4]** can be set to display signal <u>RFBusy</u> to inform UART-connected device to know internal status of the SIC4310. The purpose of <u>RFBusy</u> is to prevent external UART device interrupt chip's process being operated e.g. EEPROM programming. If the <u>RFBusy</u> is active high, UART-connected device shall not raise pin <u>UMAS</u> to '1'. The <u>RFBusy</u> is active high when the SIC4310 is operating between beginning of receiving downlink and end of transmitting uplink. Behaviour of *RFBusy* is depicted in Figure 7-2.




Figure 7-2 Activity of RFBusy versus downlink and Uplink

The GPIO[5] can be set to display PWR RDY#, indicating status of input power, in special function mode.

7.4 UART

UART module can operate when register OSC_EN is set to '1' and voltage on pin XVDD is higher than 2.1V. When UART_RDY becomes active high indicates that UART module is ready to operate. Pin GPIO[1] and GPIO[2] must be set to function as UART ports namely UART-TX and UART-RX respectively. Also, the SIC4310 can communicate to UART end device by handshaking function. This function is automatically enabled when the direction and mode of associate GPIO[0] and GPIO[3] is matched to the function as described in Table 7-4. Handshaking may require for high speed communication application.

When the SIC4310 gets any RF-UART commands from its companion NFC/RFID device, RF command decoder checks integrity of UART data in the command packet and stores the correct data into downlink FIFO for UART transmission. The UART data is transmitted towards the UART end device via pin GPIO[1] functioning as UART-TX. When pin GPIO[2] functioning as UART-RX receives any incoming data packet, the UART receiver stores them into the uplink FIFO and waits until it gets read command from NFC device.

Transmitting and receiving packet format can be set by UART-related register configuration, which are **UART_Frame**, **UART_Devisor_m**, **UART_Devisor_n**. **UART_Frame** defines length of stop bit and parity appended at the end of each byte. **UART_Devisor_m** and **UART_Devisor_n** defines UART bit rate.

The speed of UART Bit rate can be configures by **UART_DIV_m** (m). and **UART_DIV_n** (n). UART bit rate is defined as follows

The value of $\bf n$ should be set higher than $\bf m$. The higher value of $\bf n$ results in higher accuracy in receiving UART packet. The appreciable range of Baud-Rate is from 115200 bps to 457bps. The maximum stable data rate is 115200 bps ($\bf m$ =1, $\bf n$ = 16) while the minimum data rate is 457 bps ($\bf m$ =0, $\bf n$ =3F). Note that the divisor is 64, when $\bf m$ is set to 0. Minimum value of $\bf n$ is 2. If $\bf n$ < 2 is set, the SIC4310 cannot perform communication. In real practise, the UART speed can be configured from 9.6 kbps to 115.2 kbps. Function of registers associated with UART module is listed in the Table 7-7.

Table 7-6 Example of UART data rate				
Bit Rate (bps)	m	n	Data Rate (bps)	Error
				(%)
115200	1	16	115200	0.00
57600	1	16	57600	0.00
38400	1	48	38400	0.00
19200	2	48	19200	0.00
9600	4	48	9600	0.00





Table 7-7 Regi	Table 7-7 Registers associated with UART module				
Register Address		Functions	Туре	Factory preset	
				Value	
CTS		Indicator shows that UART device is ready to	Read Only		
	0x00.5	receive data.			
	0x00.5	If pin GPIO[0] is set to not function as <u>UART-</u>		-	
		<u>CTS#</u> , CTS become '1'			
RTS		Indicator shows that UART device is ready to	Read Only		
	0x00.4	receive data.		_	
	0,00.4	If pin GPIO[3] is set to not function as <u>UART-</u>		_	
		<u>RTS#</u> , RTS become '1'			
DL_FF_EMT	0x00.3	Indicator shows Downlink FIFO is empty.	Read Only	-	
DL_FF_OVF 0x00.2		Indicator shows Downlink FIFO has been	Read Only	-	
	0,00.2	overflowed.			
UL_FF_EMT	0x00.1	Indicator shows Uplink FIFO is empty.	Read Only	-	
UL_FF_OVF	UL_FF_OVF 0x00.0	Indicator shows Uplink FIFO has been	Read Only	-	
	0,00.0	overflowed.			
UART_RDY	0x01.3	Indicator shows UART module is ready to	Read/Write	-	
	0.01.3	operate.			
TRxRU_Time	0x03	Configuration defines the response timeout for	Read/Write	0100b	
0,03		<i>Transceive</i> command.			
Stop_Len	0x04.3	UART Stop length bit control register.	Read/Write	'1'	
Parity	0x04.[2:0]	UART Parity bit control register.	Read/Write	000b	
UART_DIV_m	0x05	Devisor m for UART Clock	Read/Write	000001b	
UART_DIV_n	IV_n 0x06 Devisor m for UART Clock Read/Write 0100		010000b		

7.5 On-chipOscillator

The oscillator is to provide a stable clock source for UART communication and to be a base frequency for UART controller which runs at the frequency of 1.8432 MHz. The temperature sensitivity of the oscillator is compensated and it is factory-trimmed within ±2% over temperature. The oscillator can operate when register **OSC_EN** is set to '1'. If the register **OSC_EN** is set and the final frequency settles, the **UART_RDY** shows '1' which indicates the oscillator is turned on stably and UART module is ready to operate.

The oscillator can be fine trimmed by user through register **OSC_Tunning**. When **OSC_Tuning** is set to "1111b", oscillator frequency is brought to minimum tuneable frequency. On the other hand, oscillator frequency is set to maximum tuneable frequency when **OSC_Tuning** is set to "0000b". Typically, it is not necessary to set this register because the oscillator is well-trimmed from factory. Tuning resolution is about 0.2-0.5% per step. Functions of associate registers are delineated in Table 7-8.

Table 7-8 Registers associated with oscillator module				
Register	Address	Functions	Туре	Factory preset Value
UART_RDY	0x01.3	Indicator showing UART is ready to operate.	Read only	-
OSC_Tuning	0x07	Configuration for fine tuning frequency of oscillator for UART communication.	Read/Write	0x08
OSC_EN	0x0D.0	When UART function is not required, OSC_EN can be set to '0' to save power.	Read/Write	'0'



8. Command

The SIC4310 supports four sets of operational command which are Basic RFID command, RFID-UART command, RF-configuration command and UART command.

8.1 Basic RFID command

The basic RFID commands make the SIC4310 communicate with NFC/RFID reader devices in both downlink and uplink. This group of commands' format is based on the PICC states of ISO 14443-3 standard. The Basic RFID commands are utilized in identifying UID and accessing EEPROM memory as a normal RFID.

8.1.1 REQA command

REQA command changes the SIC4310 being in "Idle" state into "Ready1" state and make the transponder participate in further anti-collision and selection procedures. In response of REQA, the transponder sends 2 bytes ATQA back to the NFC/RFID reader device.

Table 8-1: REQA command format			
CMD	REQA		
Format	0x26 (7 bits)		
Response	Successful Operation	ATQA (2 bytes)	
	Error	No response	
Operation	Change state from "Idle" state into "Ready1" state.		




Figure 8-1: **REQA** command frame with response

8.1.2 WUPA command

The purpose of **WUPA** command is as same as **REQA**. The only difference is **WUPA** can be used in both "Idle" and "Halt" state.

Table 8-2: WUPA command format			
CMD	WUPA		
Format	0x52 (7 bits)		
Response	Successful Operation	ATQA (2 bytes)	
	Error	No response	
Operation	Change state from "Idle" or "Halt" state into "Ready1" state.		




Figure 8-2: WUPA command frame with response



8.1.3 ANTI-COLLISION command

The **ANTI-COLLISION** command is used in anti-collision procedure with bit oriented anti-collision frame. The purpose of **ANTI-COLLISION** command is to identify the target transponder and retrieve UID. The **ANTI-COLLISION** command can be used in both cascade level 1, which state are "**Ready1**", "**Ready1***" and cascade level 2 which state are "**Ready2**" and "**Ready2***" state. The **ANTI-COLLISION** consists of **SEL** code representing current cascaded level, number of valid bit (**NVB**) and data. In cascaded level 1, the **SEL** code is 0x93 while the SEL code is 0x95 for cascaded level 2. Transaction of **ANTI-COLLISION** command and its response in both cascade level 1 and cascade level 2 is depicted in Figure 8-3 and Figure 8-4. For cascade level 1, the SIC4310 response CT (cascade tag) code and first 3-byte of UID. The **CT** code is 0x88.

Table 8-3: ANTI-COLLISION command format			
CMD	ANTI-COLLISION		
Format	SEL + NVB + Data		
	Cascade level1: 0x93 + NVB + Data		
	Cascade level2 : 0x95 + NVB + Data		
Response	Successful Operation	UID	
	Error	No response	
Operation	Response remaining part of UID and it BCC		




Figure 8-3: ANTI-COLLISION in cascade level1 with response




Figure 8-4: ANTI-COLLISION in cascade level2 with response



8.1.4 SELECT command

The **SELECT** command format is based on the same structure as **ANTI-COLLISION** command with 2-byte CRC appended at the end. The SIC4310 responds to NFC/RFID reader device with a **SAK** (select acknowledgement) code of 0x04 in "**Ready1**", "**Ready1***" state, indicating UID is not complete and **SAK** code of 0x00 in "**Ready2**", "**Ready2***", indicating UID is complete and state transits to "**Active**" state or "**Active***". Figure 8-5 and Figure 8-6 show **SELECT** command for cascade level1 and cascade level2 respectively.

Table 8-4: <i>SEI</i>	Table 8-4: SELECT command format		
CMD	SELECT		
Format	SEL + NVB + Data		
	Cascade level1 : 0x93 + 0x70 +	UID (4 bytes) + BCC + CRC	
	Cascade level2 : 0x95 + 0x70 +	UID (4 bytes) + BCC + CRC	
Response	Successful operation	SAK + CRC	
		SAK = 0x04 for cascade level 1	
		SAK = 0x00 for cascade level 2	
	Error	No response	
Operation	Change state from "Ready1" or "Ready1*" to "Ready2" or "Ready2*"		
	, or change state from "Ready2" or "Ready2*" to "Active" or "Active*".		
	Respond SAK (select acknowled	dgement).	




Figure 8-5: SELECT level1 command frame with response




Figure 8-6: SELECT level2 command frame with response



8.1.5 HLTA command

The purpose of *HLTA* command is to move transponder that is already processed into a waiting state. The SIC4310 receiving *HLTA* in "Active" or "Active*" state changes its state to "Halt". By using this command, the NFC/RFID reader device can identify the transponders, which are already read and those have not yet been read. The SIC4310 that receives *HLTA* in "Ready1" and "Ready2" transits to "Idle". Receiving *HLTA* in other state changes the state to "Halt" state. There is no response send back to NFC/RFID reader device for this command. Note that any change of lock bit in EEPROM is reloaded when state jump back to "Idle" or "Halt" and lock bit effects after that.

Table 8-5: HLTA command format		
CMD	HLTA	
Format	0x50 + 0x00 + CRC	
Response	None	
Operation	Change state from "Active" or "Active*" to "Halt" state	
	Reload lock bit in EEPROM to make it effect take place	




Figure 8-7: **HALT** command frame

8.1.6 ReadE2 command

The purpose of *ReadE2* command is to read EEPROM content. The *ReadE2* command contains a page address with a valid CRC. If the transponder gets a valid address in command, it responds the NFC/RFID reader device device by sending 16 bytes (4 pages) stating from the addressed page and if the address is not valid it sends a 4-bit NAK.

Table 8-6: ReadE2 command format			
CMD	ReadE2		
Format	0x30 + Block + CRC (2 bytes)		
Response	Successful operation	BlockData (16 bytes) + CRC (2 bytes)	
	Error	NAK (4 bits)	
Operation	Read data from EEPROM at specific address		




Figure 8-8: ReadE2 command frame with response




Figure 8-9: ReadE2 command frame with a negative acknowledgement in response

8.1.7 WriteE2 Command

The purpose of *WriteE2* command is to write the EEPROM, program lock bits, set bits in OTP byte and preset initial register value. The SIC4310 reciving the *WriteE2* command with a valid address in "*Active*" or "*Active**" state programs received 4-bytes data to the addressed page and sends an ACK to the NFC/RFID reader device. If the address is not valid or the addressed page is already locked, the SIC4310 responds with a NAK.

Table 8-7: WriteE2 command format			
CMD	WriteE2		
Format	0xA2 + ADR + D0 + D1 + D2 + D3 + CRC (2 bytes)		
Response	Successful operation	ACK (4 bits)	
	Error	NAK (4 bits)	
Operation	Check permission at target address and Write Data to EEPROM		




Figure 8-10: WriteE2 command frame with ACK response indicating successful operation




Figure 8-11: WriteE2 command frame with NAK response indicating unsuccessful operation



8.1.8 Compatible WriteE2 Command

The purpose of *Compatible WriteE2* command is to make programming process backward compatible with MIFARE classic system. The command contains page address with a CRC. If the SIC4310 gets a valid address it responses the NFC/RFID reader device with an ACK, else a NAK. The NFC/RFID reader device again sends 16-bytes data but only the first 4 bytes is written into the memory. It is recommended to set the remaining bytes to '0'. Process of executing *Compatible WriteE2* command is depicted in the Figure 8-12 and Figure 8-13.

Table 8-8: Co	Table 8-8: Compatible WriteE2 command format			
CMD	Compatible Write E2			
Format1	0xA0 + ADR + CRC (2 bytes)			
Response1	Successful operation	ACK (4 bits)		
	Error	NAK (4 bits)		
Format2	Block Data (16 bytes) + CRC (Block Data (16 bytes) + CRC (2 bytes)		
Response2	Successful operation	ACK (4 bits)		
	Error	NAK (4 bits)		
Operation	Check permission at target address and Write Data to EEPROM (only first 4 bytes is written)			




Figure 8-12: Two step operation of compatible write command with ACK response




Figure 8-13: One step operation of compatible write command with NAK response




Figure 8-14: Two step operation of compatible write command with NAK response



8.2 RF-UART Command

RF-UART commands are employed to control register to transmit direct transparent data from NFC/RFID device to UART or vice versa.

8.2.1 TxRU command

The purpose of *TxRU* command is to convey data in payload from NFC/RFID reader device to the UART. The data in payload must be less than 64 bytes. If the received frame has no error, the SIC4310 sends a **B_ACK** back to the NFC/RFID reader device and transmits data in downlink FIFO to UART. If framing error occurs during the RF downlink, transponder transmits a 4-bit **NAK** and change state to "*Idle*" or "*Halt*". If downlink FIFO is overflow, The SIC4310 sends an 8-bit **B_NAK** and chip's state remains in "*Active*". Possible response of *TxRU* command is depicted in Figure 8-15, Figure 8-16 and Figure 8-17.

Table 8-9: TxRU command format			
CMD	TxRU		
Format	0xB1 + Data_Payload + CR0 (Data_PayLoad < 64 Bytes)		
Response	Successful operation	B_ACK + CRC	
	Error	NAK (4 bits) when CRC error, RF error or Framing error	
		B_NAK + CRC when downlink FIFO is overflow.	
Operation	Write Data to Downlink FIFO.		
	If received frame has no err	or, start sending received payload data to UART.	




Figure 8-15: successful *TxRU* command frame.




Figure 8-16: Framing error during transmitting TXRU command frame with 4-bit NAK response






Figure 8-17: **B_NAK** Response when Downlink FIFO overflows

8.2.2 RxUR command

The purpose of command *RxUR* is to retrieve remaining data in uplink FIFO. After receiving the *RxUR* command, the SIC4310 responds **B_NAK** with remaining data in the uplink FIFO as a payload. If the uplink FIFO is empty, 8-bit **B_NAK** is send back in response frame and state remains at "*Active*". If the uplink FIFO has been written until overflow or is overflow during uplink process, uplink FIFO stops receive data from UART end device and only 64-bytes remaining data in uplink FIFO is transmitted in uplink frame. State remains at "*Active*". For this reason, after executing *RxUR* command, NFC device/RFID reader needs to check the uplink overflow flag **UL_FF_OVF**. If the overflow is set, **Clear_Flag** command must be send to clear the overflow flag. Example of *RxUR* process is shown in Figure 8-19 and Figure 8-20.

Table 8-10: RxUR command format			
CMD	RxUR		
Format	0xB2 + CRC		
Response	Successful operation	B_ACK + Data_Payload + CRC	
	Error	NAK (4 bits) when CRC error, RF error or Framing error	
		B_NAK + CRC when downlink DL FIFO is overflowed	
Operation	Retrieve data from uplink FIFO and uplink to NFC device/RFID reader.		




Figure 8-18: RxUR command frame and response from SIC4310 with payload




Figure 8-19: RxUR command and 8-bit NAK response due to empty uplink FIFO




Figure 8-20: RXUR command and response during uplink-FIFO overflow

8.2.3 TRxRU command

The purpose of command TRxRU is to transmit data from NFC device/RFID reader and retrieve data back from UART end device in a single command. Depending on design system or application, wait time for response packet from UART end device, can be called TRxRU_Resp_Time, must be appropriately set via register TRxRU_Time to prevent system stuck. After receiving packet from UART end device, SIC4310 responds back to NFC device/RFID reader with **B_ACK** and received UART data packet. If the UL FIFO is empty, the SIC4310 sends a B_NAK to the NFC device/RFID reader. Operation of TRxRU is depicted in Figure 8-21 and Figure 8-22.

Table 8-11: <i>T</i>	Table 8-11: TRxRU command format		
CMD	TRxRU		
Format	0xB3 + Data_Payload + CRC		
	Data_PayLoad < 64 Bytes		
Response	Successful operation	B_ACK + Data_Payload + CRC	
	Error	NAK (4 bits) when CRC error, RF error or Framing error	
		B_NAK + CRC when DL FIFO is overflow or UL FIFO is still empty within	
		define timeout.	
Operation	Transmit data from NFC device	ce/RFID reader to downlink FIFO and retrieve data from uplink FIFO.	




Figure 8-21: TRxRU command frame with B_ACK response




Figure 8-22: *TRxRU* command frame with B_NAK response when downlink FIFO is empty.



8.2.4 Clear_Flag command

NFC/RF device sends *Clear_Flag* command to clear the error flags presenting in last **B_NAK** to make communication process going on. The error flags are **DL_FF_OVF**, **UL_FF_OVF**, **PWR_LOW**, **XVDD_DROP** and **UART_FAIL**. The command contains "Clear_Byte", which can be set to clear each error flag individually. The detail of "Clear_Byte" is shown in Table 8-12.

If there is no protocol error such as CRC error, RF error or Framing error, the response from this command is always **B_ACK**. Although response is **B_ACK**, it does not ensure that the associated flag in "Clear_Byte" is cleared. NFC/RF device needs to read register 0x00 to check current status of the flags again or check **ACK** or **B_NAK** in next response frame. It is possible that the fail situation is still present. For example, input power is still weak. Then, **PWR_LOW** is still flagged, although command *Clear_Flag* is sent.

Table 8-12: Clear_Flag command format		
CMD	Clear_Flag	
Format	0xB4 + Clear_Byte + CRC	
Response	Successful operation	B_ACK + CRC
	Error	NAK (4 bits) when CRC error, RF error or Framing error
Operation	Clear Error flags in previous B	_NAK Response
Clear_Byte	Clear_Byte.bit0 : Clear " DL_FF_OVF " flag	
	Clear_Byte.bit1: RFU	
	Clear_Byte.bit2 : Clear "UL_FF_OVF" flag	
	Clear_Byte.bit3 : Clear "PWR_LOW" flag	
	Clear_Byte.bit4 : Clear "XVDD_DROP" flag	
	Clear_Byte.bit5 : Clear "UART	_FAIL" flag
	Example : Clear_Byte = 0x05 :	DL_FF_OVF and UL_FF_OVF




Figure 8-23: Clear_Flag command frame



8.3 RF-Reg Command

8.3.1 ReadReg command

The purpose of *ReadReg* command is to read register value. The response frame consists of **B_ACK** or **B_NAK** with the current accessed register value. If the last clearing is not complete or power is insufficient until cause indicator flagged, the response contains with a **B NAK**.

Table 8-13: ReadReg command format		
CMD	ReadReg	
Format	0xB5 + Reg_Addr + CRC	
Response	Successful operation	B_ACK + Data + CRC
	Error	NAK (4 bits) when CRC error, RF error or Framing error.
		B_NAK when any power indicators are flagged.
Operation	Read Data from register.	
	If the address is out of range, response frame consist of B_ACK with data 0x00	




Figure 8-24: *ReadReg* command frame with positive acknowledge response




Figure 8-25: *ReadReg* command frame with negative acknowledge response



8.3.2 WriteReg command

The purpose of *WriteReg* command is to write register value. The response frame can be **B_ACK** or **B_NAK** depending input power level. If the address is out of range or address is read-only, response frame is still **B_ACK**. If the last clearing is not complete or power is insufficient until cause indicator flagged, the response contains with a **B_NAK**.

Table 8-14: WriteReg command format					
CMD	WriteReg				
Format	0xB6 + Reg_Addr + Data + CRC				
Response	Successful operation	Successful operation B_ACK + CRC			
	Error	Error NAK (4 bits) when CRC error, RF error or Framing error.			
	B_NAK when any power indicators are flagged				
Operation	Write data to register.				
	If the address is out of range of	or address is read-only, response frame is still B_ACK.			




Figure 8-26: WriteReg command frame with 8-bit ACK response




Figure 8-27: WriteReg command frame with 8-bit NAK response





8.4 UART Command

This group of commands is used to access the EEPROM from UART side. This command can be activated when pin **UMAS** is raised to '1'. The external component should send command to pin **GPIO[2]** functioning as **UART-RX** and receive response from pin **GPIO[1]** functioning as **UART-TX**.

To prevent UART RX system stuck from remaining data in received FIFO (Uplink FIFO), UART-connected device should control time interval between each byte in command packet to be within 1 second. Otherwise, the received command will be cancelled and UART RX system waiting for next coming header.

8.4.1 UART_Write_E2 command

The purpose of command *UART_Write_E2* is to write data into the EEPROM from external UART-connected device. The command contains the data to be written with an XOR byte appended in end byte. There is no response from this command. UART-connected device can verify by re-reading the written address.

Table 8-15 <i>UA</i>	Table 8-15 UART_Write_E2 command format	
CMD	UART_Write_E2	
Format	0xAA + 0xA2 + ADR + Data[0] + Data[1] + Data[2] + Data[3] + XOR	
Response	No response	
Remark	The first byte 0xAA is treated to be header.	
	XOR is calculated from A2 to Data[3]	

8.4.2 UART_Read_E2 command

The purpose of command **UART_Read_E2** is to read the EEPROM content. The command contains the address with an XOR byte appended in end byte. The response is 4 byte of addressed page.

Table 8-16 <i>UA</i>	ART_Read_E2 command format	
CMD	UART_Read_E2	
Format	0xAA + 0x30 + ADR + XOR	
Response	Data[0] + Data[1] + Data[2] + Data[3]	
Remark	The first byte 0xAA is treated to be header.	
	XOR is calculated from 0x30 to ADR	
	Response is only plain data without frame format.	



8.5 Response Acknowledge

During communication, the SIC4310 uses two kinds of acknowledge to response NFC/ RFID devices. The first acknowledge is 4-bits type compliant to NFC tag type 2 standard and the second acknowledge is 8-bits type used in RF-to-UART communication and Register page accessing. If the SIC4310 answers with 4-bits NAK, RF state goes back to "Idle" or "Halt". If the response is 8-bits NAK, RF state still remain in "Active". The detail of 4-bit and 8-bit flag responses are summarized in Table 8-17 and Table 8-18Error! Reference source not found. respectively.

Table 8-17: 4-bits ACK/NAK		
Response Flag	Code	Description
ACK	1010b	Positive acknowledge indicate operation is successful.
NAK	0000b	Negative acknowledge indicate accessing address is out
	of range or accessed block is locked.	
0001b Negative acknowledge indicate parity or CRC is error,		Negative acknowledge indicate parity or CRC is error, or
		data in write command is less than 4 bytes.

Table 8-18	Table 8-18: 8-bits ACK/NAK				
Response	Code		Description		
Flag					
B_ACK	0x1A	Positive	acknowledge indicate opera	ition is successful.	
B_NAK	0x YY	Bit	Error flag	Command can cause error	
		Bit 0	DL_FIFO_OVF	TxRU, TRxRU	
		Bit 1	UL_FIFO_EMP	RxUR, TRxUR	
		Bit 2	Bit 2 UL_FIFO OVF RxUR, TRxUR		
		Bit 3	Bit 3 PWR_LOW TxRU, RxUR, TRxRU, RdReg, WrReg		
		Bit 4	Bit 4 XVDD_DROP TxRU, RxUR, TRxRU, RdReg, WrReg		
		Bit 5	UART_FAIL	TxRU, RxUR, TRxRU, RdReg, WrReg	
		Bit 6	-	-	
		Bit 7 Always set to logic '1'			

Table 8-19 shows meaning of error flag in B_NAK and its trigger event. When any flag except "UL_FIFO EMP" are set, it is required to send *Clear_Flag* to reset these bit to '0'. Each error can individually be flagged depending on situation.

Table 8-19 : Me	Table 8-19 : Meaning Error Flag in B_NAK			
Error flag	Type	Description	Trigger Event	
DL_FIFO_OVF	Flag	Downlink FIFO Overflow	Downlink FIFO overflow occurs.	
UL_FIFO_EMP	Status	Uplink FIFO Empty	-	
UL_FIFO_OVF	Flag	Uplink FIFO Overflow	Uplink FIFO overflow occurs.	
PWR_LOW	Flag	Insufficient input RF power	PWR_RDY status becomes '0'	
XVDD_DROP	Flag	Voltage on XVDD Drop	XVDD_RDY status become '0'	
UART_FAIL	Flag	UART is fail	UART_RDY status become '0'	

When device is used in power harvesting mode, SIC4310 monitors power system and displays through three power status bits in register page as shown in left column of Table 8-20. If any status bits go to fail state, the inverted value of such fail status is stored in **B_NAK** flag as shown in right column of Table 8-20.

Table 8-20 : Power Status and Power Flag		
Power Status Power Error Flag in "BNAK"		
PWR_RDY (Reg : 0x01.1)	"PWR_LOW" (BNAK : Bit 3)	
XVDD_RDY (Reg : 0x01.2)	"XVDD_DROP" (BNAK : Bit 4)	
UART_RDY (Reg : 0x01.3)	"UART_FAIL" (BNAK : Bit 5)	





When "PWR_LOW" or "XVDD_DROP" flag is set, the SIC4310 responses B_NAK with data resulted from operation as if it is the frame contains B_ACK from normal operation. The purpose of "PWR_LOW" is only to indicate that the receive power from RF is insufficient and the purpose of "XVDD_DROP" is to inform that LDO can not supply load on pin XVDD and voltage on pin XVDD is drop below 2.7 volt. The "XVDD_DROP" can also indicate fault event on pin XVDD.

When NFC/RF device receive this flag, the design shall be optimized to use power within limit of prequalified available power or the associate software application shall inform user to place the device closer to the SIC4310's antenna to receive more power. The NFC/RF device can check if the power status from registers PWR_RDY and XVDD_RDY is back to normal state. If a status bit becomes active high, then the NFC/RF device can successfully clear the associated flag by command *Clear_Flag*.

Similar to "PWR_LOW" or "XVDD_DROP" flag, the operation of RF-to-UART command is also not effected by PWR_RDY and XVDD_RDY status. Transaction in event that RF input power drops and voltage on pin XVDD drop are shown Figure 8-29 and Figure 8-29.




Figure 8-28: Example of RF transaction when "PWR_LOW" flag is set




Figure 8-29: Example of RF transaction when "XVDD_DROP" flag is set

The "UART_FAIL" indicates that the oscillator become unstable for a while during UART communication. Then, UART transaction may be unreliable and incorrect. If UART_RDY status is still '0', the SIC4310 will not operate any RF-to-UART or RF-Reg command. In this case, the response contains only B_NAK without data. If UART_RDY status is back to '1', the SIC4310 operate RF-to-UART downlink command and response contain B_NAK with data. B_NAK is still in all successive response until UART_FAIL is successfully cleared. Figure 8-30 depicts transaction when UART_FAIL flag is set.

Table 8-21 shows corrective action for each error flag during both design phase and real usage situation.







Figure 8-30: Example of RF transaction when "UART_FAIL" flag is set

	C and corrective action	
Flag	Corrective Action	
DL_FIFO_OVF	During design	
	- Prolong time between each downlink frame to match through put of UART.	
	- Increase baud rate of UART.	
	In usage situation	
	- Send <i>Clear_Flag</i>	
	- Reduce amount of downlink data	
	- Resent the packet again.	
UL_FIFO_EMP	In usage situation	
	- Inform UART end device to response.	
	- No need to send <i>Clear_Flag</i>	
UL_FIFO_OVF	During design	
	- Use handshaking in implementation.	
	- Decrease baud rate of UART.	
	In usage situation	
	- Send <i>Clear_Flag</i>	
	- Retrieve previous data packet from UART end device.	
PWR_LOW	During design	
	- Optimize size of antenna and power of NFC/RFID device	
	In usage situation	
	- Inform user through application to move NFC/RFID device close to SIC4310's	
	antenna, if possible.	
	- Send <i>Clear_Flag</i>	
XVDD_DROP	During design	
	- Limit load on pin XVDD.	
	- Check fault on pin XVDD.	
	In usage situation	
	- Check status of LDO_ON, LDO_ON must be '1' in case of power harvesting.	
	- Send <i>Clear_Flag</i>	
UART_FAIL	During design	
	- Check fault on pin XVDD.	
	In usage situation	
	- Check status of UART_RDY ; it must be '1'	
	- Check status of OSC_EN, OSC_EN must be '1'	
	- Check status of LDO_ON , LDO_ON must be '1' in case of power harvesting.	
	- Send <i>Clear_Flag</i> to make further transaction operate	





9. Packaging and Dimension



NOTE: CONTROL DIMENSION IN MM.

Figure 9-1 QFN3x3-16Pin Package dimension





10. Disclaimer

- The information described herein is subject to change without notice.
- Although the IC contains a static electricity protection circuit, static electricity or voltage that exceeds the limit of the protection circuit should not be applied.
- Silicon Craft Technology assumes no responsibility for the way in which this IC is used in products created using this IC or for the specifications of that product, nor does Silicon Craft Tech. Assume any responsibility for any infringement of patents or copyrights by products that include this IC either in Thailand or in other countries.
- Silicon Craft Technology is not responsible for any problems caused by circuits or diagrams described herein whose related industrial properties, patents, or other rights belong to third parties. The application circuit examples explain typical applications of the products, and do not guarantee the success of any specific mass-production design.
- Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Silicon Craft Technology is strictly prohibited.
- The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, or any apparatus installed in airplanes and other vehicles, without prior written permission of Silicon Craft Technology.
- Although Silicon Craft Technology exerts the greatest possible effort to ensure high quality and reliability, the
 failure or malfunction of semiconductor products may occur. The user of these products should therefore
 give thorough consideration to safety design, including redundancy, fire-prevention measures, and
 malfunction prevention, to prevent any accidents, fires, or community damage that may ensue.