Computer Organization Final Project

Simple CPU

Design Description (1/3)

- In this project, you should using Verilog to design a simple 32-bits CPU with 32 registers.
- A string of instructions will be given, your job is to decode these instructions and execute.
- In order to increase clock frequency and throughputs, pipeline technology can be used.

Design Description (2/3)

• The following is the basic required instruction set: (similar to MIPS)

Type	Fields (32 bits)					
R-type	opcode (6)	rs (5)	rt (5)	rd (5)	shamt (5)	funct (6)
I-type	opcode (6)	rs (5)	rt (5)	immediate (16)		5)
Jump	opcode (6)	address(26)				

Design Description (3/3)

- Register s(rs), Register t(rt) and Register d(rd) represent the address of registers. Since the instruction takes 5 bits to store the address, it means we have 32 registers, from r[0] to r[31]. Each register reserve 32 bits to store data.
- The register file [31:0] r[0:31] have been declared by TA in SP.v. **DO NOT** edit the name of register file, or TA's pattern would catch wrong results.
- There will be a 4096 * 32 data memory in this project. You can access this memory according to the instruction.
- The pattern also be used as instruction memory in this project. You should access pattern with inst_addr (PC) to get next instruction

Instruction

Туре	Function	Description	opcode	funct
R-type	and	R[\$rd] ← R[\$rs] & R[\$rt]	0x00	0x00
	or	R[\$rd] ← R[\$rs] R[\$rt]	0x00	0x01
	add	R[\$rd] ← R[\$rs] + R[\$rt]	0x00	0x02
	sub	R[\$rd] ← R[\$rs] - R[\$rt]	0x00	0x03
	slt	if(R[\$rs] < R[\$rt]) R[\$rd] ← 1 else R[\$rd] ← 0	0x00	0x04
	sll	R[\$rd] ← R[\$rs] << shamt	0x00	0x05
	nor	R[\$rd] ← ~(R[\$rs] R[\$rt])	0x00	0x06
I-type	andi	R[\$rt] ← R[\$rs] & ZE(imm)	0x01	
	ori	R[\$rt] ← R[\$rs] ZE(imm)	0x02	
	addi	R[\$rt] ← R[\$rs] + SE(imm)	0x03	
	subi	R[\$rt] ← R[\$rs] – SE(imm)	0x04	
	1w	$R[\$rt] \leftarrow Mem(R[\$rs] + SE(imm))$	0x05	
	sw	$Mem(R[\$rs] + SE(imm)) \leftarrow R[\$rt]$	0x06	
	beq	if(R[\$rs] == R[\$rt]) PC ← PC + 4 + SE({imm, 00})	0x07	
	bne	if(R[\$rs] != R[\$rt]) PC ← PC + 4 + SE({imm, 00})	0x08	
	lui	R[\$rt] ← {imm, 0x0000}	0x09	
Jump	j	PC←{PC[31:28], address[25:0]<<2}	0x0a	
	jal	R[31] ← PC + 4 PC←{PC[31:28], address[25:0]<<2}	0x0b	
R-type	jr	PC ← R[\$rs]	0x00	0x07

Input Signal

Input Signal	Connection	Bit Width	Description
clk	PATTERN	1	Positive edge trigger clock.
rst_n	PATTERN	1	Asynchronous active-low reset.
in_valid	PATTERN	1	High when inst is valid.
inst	PATTERN	32	Instruction given be pattern.
mem_dout	MEM	32	Data output from memory according to mem_addr.

Output Signal

Output Signal	Connection	Bit Width	Description
out_valid	PATTERN	1	Pattern will give next Instruction according to inst_addr if out_valid is high.
inst_addr	PATTERN	32	Next instruction address. (PC)
mem_wen	MEM	1	When WEN is high, you can load data from memory. When WEN is low, you can write data into memory.
mem_addr	MEM	12	Data memory address input.
mem_din	MEM	32	Data memory data input

Specification (Non-pipelined design) - 1

- Top module name: SP (Design file name: SP.v)
- It is **asynchronous** and **active-low reset**. If you use synchronous reset in your design, you may fail to reset signals.
- The reset signal (**rst_n**) would be given only once at the beginning of simulation.
- inst_addr, out_valid and register file r should be reset after the reset signal is asserted.
- The **out_valid** is limited to be high for only **1 cycle** in non pipeline design.
- **out_valid** should not be raised when **in_valid** is high for non pipeline design.


Specification (Non-pipelined design) - 2

- The **out_valid** should be raised within 10 cycles after **in_valid** raised.
- Next instruction will be given in the next cycle after **out_valid** is raised.
- Pattern will check the **register file r result** and **inst_addr** for each instruction at clock negative edge when **out_valid** is high.
- Pattern will check the final result of mem.v.
- No need to consider overflow.

Specification (pipelined design)

- Use the same instruction.txt and mem.txt file as non-pipeline design.
- Use TESTBED.v, PATTERN.v to test non-pipeline design.
- Use TESTBED_p.v, PATTERN_p.v to test pipeline design.
- No need to consider branch prediction. The correct **inst_addr** should be given by design after instructions fetched.
- No need to consider data hazards. Data dependency or load-use will be separated by at least two instructions to avoid data hazards in pattern.
- Once **out_valid** raised, it should be kept high until simulation end.
- Pattern will check the sequence **inst_addr**.

Block Diagram



Grading Policy


- Generate your PATTERN.v/PATTERN_p.v & Pass TA's design: 30%
- Non-pipelined design(SP.v) pass TA's pattern: 30%
- Pipelined design(SP_pipeline.v) pass TA's pattern: 40%
- Bonus: Show your project design methods in report.(1) Methods of generate pattern (2) Design architecture (3) Course feedback: 15%

Note

- Please upload "PATTERN_studentID.v" / "PATTERN_p_studentID.v" / "SP_studentID.v" / "SP_pipeline_studentID.v" / Report_studentID.pdf on New e3.
- Due Date: 23:59, Dec 23, 2024(1st Demo)

 (If you have a late submission by 1 to 7 days, you will only get 80% of the score. We DO NOT accept any late submission after 7 days after the deadline.)
- If the uploaded file violates the naming rule, you will get 5 deduct points on this project.

Example Waveform (Non Pipeline)



Example Waveform (Pipeline)

