

# CprE 381: Computer Organization and Assembly-Level Programming

## Project Part 2 Report

Team Members: Andrew Wilken

Haris Khan

Wonjun Choi

Project Teams Group # : 7-1

### 1. Software-Scheduled Pipeline.

[1.a] Come up with a global list of the datapath values and control signals that are required during each pipeline stage.


IF	ID	EX	MEM	WB	
s_Inst	s_IFIDinst	s_IDEXfunc	s_EXmemMux	s_WBdmem	
iCLK	s_IFIDnewPC	s_IDEXwb	s_EXmemRegoMux	s_WBmemALUo	
s_PCfour	s_aluControl	s_IDEXmem	s_EXmemNewPC	s_WBmemNewPC	
s_IMemAddr	s_Branch	s_IDEXex	s_EXmemWB	s_RegWrAddr	
s_NextInstAddr	s_beqS	s_IDEXreg1	s_EXmemMEM	s_WBmemOut	
iRST	s_j	s_IDEXreg2	s_EXmemZero	s_Halt	
iInstLd	s_jr	s_IDEXrs	s_EXmemALUo	s_RegWr	
iInstAddr	s_jal	s_IDEXrt	s_EXmemHalt	s_tempram	
iInstExt	s_memRead	s_IDEXrd	s_EXmemMux	s_RegWrData	
	s_memToReg	s_IDEXnewPC	s_EXmemALUo		
	s_DmemWR_temp	s_IDEXextend	iCLK		
	s_aluSrc	s_IDEXinst	iRST		
	s_RegWr_temp	s_IDEXhalt			
	s_signExtend	s_RegWrA_temp			
	s_regDst	s_aluout			
	s_Halt_temp	s_ZERO			
	s_sub	s_AS			
	s_ignrOvfl	s_mux2out			
	s_movn				
	s_regout1				
	s_regout2				
	s_extended				
	s_WRmuxO				
	iCLK				
	iRST				
	s_RegValue				
	s_BaddO				
	s_BmuxO				
	s_JshiftO				
	s_JmuxO				
	s_JRmuxO				
	s_Carry				
	s_extended				
	s_WRmuxO				
	s_WRtemp				
	s_RegWrData				

```
bash-4.2$ ./381_tf.sh test proj/mips/Inst_With_Nop.s
Using LAB Python Environment
Testing
All VHDL src files compiled successfully
Testing file: proj/mips/Inst_With_Nop.s
Mars simulation: pass
Modelsim simulation: pass
Test Result: pass
Mars Instructions: 73
Processor Cycles: 80
CPI: 1.1
Results in: output/Inst_With_Nop.s
-----
bash-4.2$
```

that are undefined all the way through were unused for this portion, and since removed (no error).

		Msgs										
ICLK	1											
s_IFIDnewPC	32'h0040014C	00400004	00400008	0040000C	00400010	00400014	00400018	0040001C				
s_IDEXnewPC	32'h00400148	00000000	00400004	00400008	00400010	00400014	00400018					
s_EXmemNewPC	32'h00400144	00000000		00400004	00400008	0040000C	00400010	00400014				
s_WBmemNewPC	32'h00400158	00000000			00400004	00400008	0040000C	00400010				

# [ Waveform: Base Tests with NOPs]



[1.c.ii] Include an annotated waveform in your writeup of two iterations or recursions of these programs executing correctly and provide a short discussion of result correctness. In your waveform and annotation, provide 3 different examples (at least one data-flow and one control-flow) of where you did not have to use the maximum number of NOPs.

```
bash-4.2$ ./381_tf.sh test proj/mips/Bubblesort_With_Nop.s
Using LAB Python Environment
Testing
All VHDL src files compiled successfully
Testing file: proj/mips/Bubblesort_With_Nop.s
Mars simulation: pass
Modelsim simulation: pass
Test Result: pass
Mars Instructions: 2078
Processor Cycles: 2256
CPI: 1.09
Results in: output/Bubblesort_With_Nop.s
```

In contrast to project part 1, we used bubble sort mips code that included nop to test the pipeline.


In order to prevent errors at each step of the pipeline, we decided how many nops to use and placed them where they needed to be. As can be seen in the complete waveform screenshot below, all values are being located and transferred in the proper manner as a result.

[3 different examples in our waveform ]

ICLK	1																		
s_Inst	32hXXXXXXXX	000820B0	0C100002	00000000	20080004	20090000	20180000	3C0A1001	00000000										
s_IFIDnewPC	32h004000FC	004000C8	004000CC	004000D0	004000D4	0040000C	00400010	00400014	00400018										
s_IDEXnewPC	32h004000F8	004000C4	004000C8	004000CC	004000D0	004000D4	0040000C	00400010	00400014										
s_EXmemNewPC	32h004000F4	004000C0	004000C4	004000C8	004000CC	004000D0	004000D4	0040000C	00400010										
s_WBmemNewPC	32h004000F0	004000BC	004000C0	004000C4	004000C8	004000CC	004000D0	004000D4	0040000C										
		sll	jal	nop	addi	addi	addi	lui	nop										


In this waveform you can see that it uses addi in succession without nops which is data flow and then it does jal which is control flow and these instructions are all used with either no nops or minimal nops.

# [ Waveform: Bubble sort with NOPs]



[1.d] report the maximum frequency your software-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).

Our software-scheduled pipelined processor can run at a maximum frequency of 53.58 MHz in 18.625 nanoseconds. Red lines in the diagram below denote critical routes. Specifically, starting with the ID/EX register, moving on to the ALU, EX/MEM register, and concluding.





## [ Synthesis\_sw: timing.txt ]


```

=====
From Node      : IDEX:idx_ex|dffg_N:RegOut2|s_Q[1]
To Node       : EXmem:ex_mem|dffg_N:RegALU|s_Q[31]
Launch Clock  : iCLK
Latch Clock   : iCLK
Data Arrival Path:
Total (ns)    Incr (ns)    Type    Element
=====
0.000         0.000      launch edge time
3.090         3.090    R    clock network delay
3.322         0.232      uTco  IDEX:idx_ex|dffg_N:RegOut2|s_Q[1]
3.322         0.000    FF    CELL id_ex|RegOut2|s_Q[1]|q
5.078         1.756    FF    IC    immMux|\G_NBit_MUX:1:MUXI|g_or|o_F-0|dataa
5.502         0.424    FF    CELL immMux|\G_NBit_MUX:1:MUXI|g_or|o_F-0|combout
5.752         0.250    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:1:MUXI|g_or|o_F-1|datad
5.877         0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:1:MUXI|g_or|o_F-1|combout
6.135         0.258    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:2:MUXI|g_or|o_F-0|datac
6.416         0.281    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:2:MUXI|g_or|o_F-0|combout
6.671         0.255    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:3:MUXI|g_or|o_F-0|datac
6.952         0.281    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:3:MUXI|g_or|o_F-0|combout
7.202         0.250    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:4:MUXI|g_or|o_F-0|datad
7.327         0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:4:MUXI|g_or|o_F-0|combout
7.585         0.258    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:5:MUXI|g_or|o_F-0|datac
7.866         0.281    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:5:MUXI|g_or|o_F-0|combout
8.114         0.248    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:6:MUXI|g_or|o_F-0|datad
8.239         0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:6:MUXI|g_or|o_F-0|combout
8.488         0.249    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:7:MUXI|g_or|o_F-0|datad
8.613         0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:7:MUXI|g_or|o_F-0|combout
8.863         0.250    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:8:MUXI|g_or|o_F-0|datad
8.988         0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:8:MUXI|g_or|o_F-0|combout
9.383         0.395    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:9:MUXI|g_or|o_F-0|datac
9.508         0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:9:MUXI|g_or|o_F-0|combout
9.759         0.251    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:10:MUXI|g_or|o_F-0|datad
9.884         0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:10:MUXI|g_or|o_F-0|combout
10.135        0.251    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:11:MUXI|g_or|o_F-0|datad
10.260        0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:11:MUXI|g_or|o_F-0|combout
10.511        0.251    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:12:MUXI|g_or|o_F-0|datad
10.636        0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:12:MUXI|g_or|o_F-0|combout
10.885        0.249    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:13:MUXI|g_or|o_F-0|datad
11.010        0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:13:MUXI|g_or|o_F-0|combout
11.265        0.255    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:14:MUXI|g_or|o_F-0|datac
11.546        0.281    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:14:MUXI|g_or|o_F-0|combout
11.794        0.248    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:15:MUXI|g_or|o_F-0|datad
11.919        0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:15:MUXI|g_or|o_F-0|combout
12.176        0.257    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:16:MUXI|g_or|o_F-0|datac
12.457        0.281    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:16:MUXI|g_or|o_F-0|combout
12.712        0.255    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:17:MUXI|g_or|o_F-0|datac
12.993        0.281    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:17:MUXI|g_or|o_F-0|combout
13.243        0.250    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:18:MUXI|g_or|o_F-0|datad
13.368        0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:18:MUXI|g_or|o_F-0|combout
13.618        0.250    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:19:MUXI|g_or|o_F-0|datad
13.743        0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:19:MUXI|g_or|o_F-0|combout
13.995        0.252    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:20:MUXI|g_or|o_F-0|datad
14.120        0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:20:MUXI|g_or|o_F-0|combout
14.380        0.260    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:21:MUXI|g_or|o_F-0|datac
14.661        0.281    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:21:MUXI|g_or|o_F-0|combout
14.914        0.253    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:22:MUXI|g_or|o_F-0|datad
15.039        0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:22:MUXI|g_or|o_F-0|combout
15.337        0.298    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:23:MUXI|g_or|o_F-0|dataa
15.761        0.424    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:23:MUXI|g_or|o_F-0|combout
16.011        0.250    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:24:MUXI|g_or|o_F-0|datad
16.136        0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:24:MUXI|g_or|o_F-0|combout
16.559        0.423    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:25:MUXI|g_or|o_F-0|datac
16.840        0.281    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:25:MUXI|g_or|o_F-0|combout
17.090        0.250    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:26:MUXI|g_or|o_F-0|datad
17.215        0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:26:MUXI|g_or|o_F-0|combout
17.465        0.250    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:27:MUXI|g_or|o_F-0|datad
17.590        0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:27:MUXI|g_or|o_F-0|combout
17.828        0.238    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:28:MUXI|g_or|o_F-0|datad
17.953        0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:28:MUXI|g_or|o_F-0|combout
18.211        0.258    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:29:MUXI|g_or|o_F-0|datac
18.492        0.281    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:29:MUXI|g_or|o_F-0|combout
18.727        0.235    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:30:MUXI|g_or|o_F-0|datad
18.852        0.125    FF    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:30:MUXI|g_or|o_F-0|combout
19.082        0.230    FF    IC    mainALU|g_addSub|g_fulladder|\G_NBit_MUX:31:MUXI|g_xor2|o_F|datad
19.232        0.150    FR    CELL mainALU|g_addSub|g_fulladder|\G_NBit_MUX:31:MUXI|g_xor2|o_F|combout
19.458        0.226    RR    IC    mainALU|g_mux9|Mux0-5|datad
19.613        0.155    RR    CELL mainALU|g_mux9|Mux0-5|combout
20.878        1.265    RR    IC    mainALU|g_mux9|Mux0-6|datac
21.165        0.287    RR    CELL mainALU|g_mux9|Mux0-6|combout
21.367        0.202    RR    IC    mainALU|g_mux9|Mux0-7|datad
21.506        0.139    RF    CELL mainALU|g_mux9|Mux0-7|combout
21.506        0.000    FF    IC    ex_mem|RegALU|s_Q[31]|d
21.610        0.104    FF    CELL EXmem:ex_mem|dffg_N:RegALU|s_Q[31]
Data Required Path:
Total (ns)    Incr (ns)    Type    Element
=====
20.000        20.000      latch edge time
22.977        2.977    R    clock network delay
22.985        0.008      clock pessimism removed
22.965        -0.020      clock uncertainty
22.983        0.018      uTsu  EXmem:ex_mem|dffg_N:RegALU|s_Q[31]
Data Arrival Time : 21.610
Data Required Time : 22.983
Slack           : 1.373
=====

```

## 2. Hardware-Scheduled Pipeline.

[2.a.ii] Draw a simple schematic showing how you could implement stalling and flushing operations given an ideal N-bit register.




[2.a.iii] Create a testbench that instantiates all four of the registers in a single design. Show that values that are stored in the initial IF/ID register are available as expected four cycles later, and that new values can be inserted into the pipeline every single cycle. Most importantly, this testbench should also test that each pipeline register can be individually stalled or flushed.


```
stallIF => s_stallIF,
stallID => s_IDEXstall,
stallEX => s_EXmemstall,
stallWB => s_memWBstall,
flushIF => s_IFIDflush,
flushID => s_IDEXflush,
flushEX => s_EXmemflush,
flushWB => s_memWBflush,
flushTemp => s_flush2
```


A testbench file exists but we included additional waveforms to show correctness. Below are the four register values when running `grendel.s` as well as the testbench (`tb` is first). As you can see, the values get passed down the pipeline as expected through all stages. Each stage can be stalled or flushed with the following code in the hazard unit. Since each stage has its own stall and flush, this is possible.

### [ Pipeline Register Waveform ]









[2.b.i] list which instructions produce values, and what signals (i.e., bus names) in the pipeline these correspond to.

Instr	Signals
add, addu, sub, subu, sra, srl, sll, and, or, nor, xor, slt, addi, addiu, jr, andi, ori, xori, lui, slti	s_RegWrA_temp, s_writeAddrEX, s_RegWrAddr, s_EXmemReadWR, s_memWBReadWR
j, jr, jal	s_JRmuxO, s_IDEXJRmuxO, s_EXmemJRmuxO, s_JALmuxo, s_JRmuxo
bne, beq	s_exmembranchaddr

[2.b.ii] List which of these same instructions consume values, and what signals in the pipeline these correspond to.

Instr	Signals
add, addu, sub, subu, sra, srl, sll, and, or, nor, xor, slt, addi, addiu, jr, andi, ori, xori, lui, slti	i_alu_A, i_alu_B

[2.b.iii] generalized list of potential data dependencies. From this generalized list, select those dependencies that can be forwarded (write down the corresponding pipeline stages that will be forwarding and receiving the data), and those dependencies that will require hazard stalls.

forwarded	require hazard stalls
s_RegWrA_temp, s_writeAddrEX, s_RegWrAddr,	s_EXmemReadWR, s_memWBReadWR

[2.b.iv] global list of the datapath values and control signals that are required during each pipeline stage

IF	ID	EX	MEM	WB
s_Inst	s_IFIDInst	s_IDEXfunc	s_EXmemMux	s_WBdmem
iCLK	s_IFIDnewPC	s_IDEXwb	s_EXmemRegoMux	s_WBmemALUo
s_PCFour	s_aluControl	s_IDEXmem	s_EXmemNewPC	s_WBmemNewPC
s_IMemAddr	s_Branch	s_IDEXex	s_EXmemWB	s_RegWrAddr
s_NextInstAddr	s_beqS	s_IDEXreg1	s_EXmemMEM	s_WBmemOut
iRST	s_j	s_IDEXreg2	s_EXmemZero	s_Halt
iInstLd	s_jr	s_IDEXrs	s_EXmemALUo	s_RegWr
iInstAddr	s_jal	s_IDEXrt	s_EXmemHalt	s_tempram
iInstExt	s_memRead	s_IDEXrd	s_EXmemMux	s_RegWrData
s_IFIDflush	s_memToReg	s_IDEXnewPC	s_EXmemALUo	s_memWBjrmuxO
s_stallIF	s_DmemWR_temp	s_IDEXextend	iCLK	s_memWBReadWR
s_PCstallAddr	s_aluSrc	s_IDEXinst	iRST	s_memwbrd
	s_RegWr_temp	s_IDEXhalt	s_EXmemReadWR	
	s_signExtend	s_RegWrA_temp	s_EXmemrd	
	s_regDst	s_aluout	s_tempForwardRegO	
	s_Halt_temp	s_ZERO	s_memwbflush	
	s_sub	s_AS	s_memwbstall	
	s_ignrOvfl	s_mux2out	s_DMemWr	
	s_movn	s_IDEXJrmuxO	s_DMemData	
	s_regout1	s_IDEXReadWRmem	s_DMemAddr	
	s_regout2	s_IDEXhalt		
	s_extended	s_EXmemFlush		
	s_WRmuxO	s_flush2		
	iCLK	s_EXmemStall		
	iRST	s_IDEXReadWRmem		
	s_RegValue	s_forwardBMuxOut		
	s_BaddO	s_forwardB		
	s_BmuxO	s_forwardA		
	s_JshiftO	s_forwardAMuxOut		
	s_JmuxO	s_forwardBranch2		
	s_JRmuxO	s_forwardBranch		
	s_Carry			
	s_extended			
	s_WRmuxO			
	s_WRtemp			
	s_RegWrData			
	s_IDEXflush			
	s_IDEXstall			
	s_ReadWRmem			
	s_regequal			
	s_temp_regout2			
	s_temp_regout1			


[2.c.i] list all instructions that may result in a non-sequential PC update and in which pipeline stage that update occurs.

instr	pipeline stage
bne, beq, j, jr, jal	wb

[2.c.ii] For these instructions, list which stages need to be stalled and which stages need to be squashed/flushed relative to the stage each of these instructions is in.


All the pipeline stages must stall while these instructions are in WB stage. The processor won't load an instruction if there are existing branching or jumping instructions in the pipeline because we positioned our Hazard Detection module inside the Fetch stage. Therefore, there is no need to flush stages, and the processor will stall itself while it waits.

[2.d] implement the hardware-scheduled pipeline using only structural VHDL. As with the previous processors that you have implemented, start with a high-level schematic drawing of the interconnection between components.



[2.e – i, ii, and iii] In your writeup, show the Modelsim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.


### [ Grendel Test ]




Signal	Time	Value
s_WRTemp	5h00	00
s_IDEXfunc	5h00	00
s_IDEXex	6h00	00
s_IDEXreg1	32...	00000000
s_IDEXreg2	32...	00000000
s_IDEXextend	32...	00000000
s_IDEXinst	32...	00000000
s_IDEXnewPC	32...	00000000
s_EXmemMux	32...	00000000
s_IFIDinst	32...	00000000
s_IFIDnewPC	32...	00000000
s_EXmemALUo	32...	00000000
s_EXmemNewPC	32...	00000000
s_WBdmem	32...	00000000
s_PCend	32...	00000000
s_WBmemALUo	32...	00000000
s_WBmemNewPC	32...	00000000
s_JmuxO	32...	00000000
s_BaddO	32...	00000000
s_BshftO	32...	00000000
s_BmuxO	32...	00000000
s_stallIF	1	0
s_IFIDflush	1	0
s_readwritemem	0	0
s_EXmemstall	1	0
s_EXmemflush	1	0
s_IDEXstall	1	0
s_IDEXflush	1	0
s_memWBflush	1	0
s_memWBstall	1	0
s_forwardA	2h0	0
s_forwardB	2h0	0
s_forwardBranch	2h0	0
s_forwardBranch2	2h0	0
s_IDEXhalt	0	0
s_PCstallAddr	32...	00000000
s_memWBrd	5h00	00
s_EXmemRD	5h00	00
s_idxmemreadw...	0	0
s_exmemreadwrite	0	0
s_memwbreadwrite	0	0
s_idxjrmuxout	32...	00000000
s_exmemjrmuxout	32...	00000000
s_memwbjrmuxout	32...	00000000
s_temp_regout2	32...	00000000
s_temp_regout1	32...	00000000
s_forwardAMuxOut	32...	00000000
s_forwardBMuxOut	32...	00000000

The screenshot displays a digital logic simulator's waveform viewer. The left pane lists a comprehensive set of signals, including clock (iCLK), reset (iRST), instruction-related signals (iInstLd, iInstAddr, iInstExt), ALU outputs (oALUOut), and various internal processor signals (s\_DMemWr, s\_DMemAddr, s\_DMemData, s\_DMemOut, s\_iMemAddr, s\_NextInstAd..., s\_Inst, s\_RegWr, s\_RegWrAddr, s\_RegWrData, s\_regWriteD..., s\_muxMemT..., s\_mux1out, s\_movnOut, s\_mux2out, s\_mux3out, s\_Halt, s\_Ovfl, s\_beqS, s\_ZERO, s\_Carry, s\_signExtend, s\_regDst, s\_aluSrc, s\_memToReg, s\_memRead, s\_Branch, s\_j, s\_ANDo, s\_jr, s\_jal, s\_movn, s\_aluControl, s\_aluout, s\_PCFour, s\_tempram, s\_regout1, s\_regout2, s\_extended, s\_jshlto, s\_baddro, s\_ALUWB, s\_writePass, s\_wo, s\_JALmuxo, s\_JRmuxo, s\_AS, s\_sub, s\_ignrOvfl, s\_RegWr\_te..., s\_DmemWR..., s\_EXmemZero, s\_regequal, s\_EXmemHalt, s\_RegValue, s\_Halt\_temp, s\_flush2, s\_IDEXmem, s\_EXmemM..., s\_EXmemWB, s\_IDEXwb, s\_WBmemOut, s\_WRmuxO, s\_IDEXrs, s\_IDEXrt, s\_IDEXrd, s\_RegWrA\_t..., s\_tempForw..., s\_EXmemRe..., s\_WRtemp, s\_IDEXfunc, s\_IDEXex, s\_IDEXreg1, s\_IDEXreg2, s\_IDEXextend, s\_IDEXinst, s\_IDEXnewPC, s\_IDEXnewMux, s\_IFIDinst, s\_IFIDnewPC, and s\_EXmemF. The right pane shows the waveforms for these signals. Many signals are high or low, while others show complex digital patterns. Some signals, like s\_RegWrData and s\_RegWrA\_t..., show hexadecimal values (e.g., 00, 10, 00, 11, 08, 04, 1F). The bottom of the waveform area shows a time axis with markers for 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, and 100.







The timing diagram displays a series of digital signals over time. The signals are listed on the left, and their values are shown in the columns. The signals include iCLK, iRST, iInstLd, iInstAddr, iInstExt, oALUOut, s\_DMemWr, s\_DMemAddr, s\_DMemData, s\_lMemAddr, s\_NextInstAddr, s\_Inst, s\_RegWr, s\_RegWrAddr, s\_RegWrData, s\_mux2out, s\_Halt, s\_Ovfl, s\_beqS, s\_ZERO, s\_Carry, s\_signExtend, s\_regDst, s\_aluSrc, s\_memToReg, s\_memRead, s\_Branch, s\_J, s\_ANDo, s\_Jr, s\_Jal, s\_movn, s\_aluControl, s\_aluout, s\_PCFour, s\_tempram, s\_reout1, s\_reout2, s\_extended, s\_jshifo, s\_JRmuxo, s\_AS, s\_sub, s\_ignrOvfl, s\_RegWr\_temp, s\_DmemWR\_t\_, s\_ExmemZero, s\_regequal, s\_ExmemHalt, s\_Halt\_temp, s\_flush2, s\_IDEXmem, s\_ExmemMEM, s\_ExmemWB, s\_IDEXwb, s\_WBmemOut, s\_WRmuxO, s\_IDEXrs, s\_IDEXrt, s\_IDEXrd, s\_RegWrA\_te..., s\_tempForwar..., s\_ExmemReg..., s\_WRtemp, s\_IDEXlunc, s\_IDEXex, s\_IDEXreg1, s\_IDEXreg2, s\_IDEXextend, s\_IDEXinst, s\_IDEXnewPC, s\_ExmemMUX, s\_IDInst, s\_IDInstnewPC, s\_ExmemALUo, s\_ExmemNe..., s\_PCend, s\_WBmemAL..., s\_IDInstnewPC, s\_JmuxO, s\_BaddO, s\_BshifO, s\_BmuxO, s\_stallIF, s\_IDInstflush, s\_ReadWRme..., s\_Exmemstall.



[2.e.i] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.


Stage	Description	Examples
IF -> ID	Instruction in IF depends on data ID stage	add \$t0, \$0, \$sp addi \$t0, \$0, 5
IF -> EX	Instruction in IF depends on data EX stage	sw \$t6, 0(\$t0) lw \$t2, 0(\$t0) nor \$t3, \$t2, \$t0
IF -> MEM	Instruction in IF depends on data MEM stage	xor \$t4, \$t2, \$t3 xori \$t5, \$t4, 0x1100 or \$t2, \$t3, \$0 ori \$t4, \$t2, 0x11






[2.e.ii] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.


Instruction	Description	Example
Jump	Completes alu instructions and jumps to a new set of instructions that are sw in after, variable change	addi \$t1, \$t1, 0x1 ori \$t7, \$t7, 0x1 j after
Branch	branches after lw, conditional change	lw \$t5, 0x10(\$t0) beq \$t7, 0x1, odd





[2.f] report the maximum frequency your hardware-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).

Our hardware-scheduled pipelined processor can run at a maximum frequency of 43.09 MHz in 23.2 nanoseconds. The critical path starts at the id/ex pipeline register and goes to the alu then ends at the pc reg. Red lines in the diagram below denote critical routes.





Open  \*timingHW(1).txt  
~/Downloads Save  - 

FMax: 43.09mhz Clk Constraint: 20.00ns Slack: -3.21ns

=====

Total (ns)	Incr (ns)	Type	Element
0.000	0.000		launch edge time
3.026	3.026 R		clock network delay
3.258	0.232	uTo	IDEX: id_ex[dffg N:RegInst[s_Q[30]
3.258	0.000 FF	CELL	id_ex[RegInst[s_Q[30]]q
3.789	0.531 FF	IC	Mux0-0[datat
4.195	0.406 FR	CELL	Mux0-0[combout
4.399	0.204 RR	IC	Mux0-2[datat
4.538	0.139 RF	CELL	Mux0-2[combout
5.024	0.486 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:1:MUXI g_or F-0[datat
5.174	0.150 FR	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:1:MUXI g_or F-0[combout
5.378	0.204 RR	IC	mainALU[g_addSub]g_fulladder V NBit MUX:1:MUXI g_or F-1[datat
5.517	0.139 RF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:1:MUXI g_or F-1[combout
5.754	0.237 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:2:MUXI g_or F-0[datat
5.879	0.125 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:2:MUXI g_or F-0[combout
6.128	0.249 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:3:MUXI g_or F-0[datat
6.253	0.125 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:3:MUXI g_or F-0[combout
6.879	0.626 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:4:MUXI g_or F-0[datat
7.004	0.125 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:4:MUXI g_or F-0[combout
7.256	0.252 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:5:MUXI g_or F-0[datat
7.381	0.125 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:5:MUXI g_or F-0[combout
7.637	0.256 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:6:MUXI g_or F-0[datat
7.989	0.350 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:6:MUXI g_or F-0[combout
8.168	0.179 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:7:MUXI g_or F-0[datat
8.293	0.125 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:7:MUXI g_or F-0[combout
8.544	0.251 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:8:MUXI g_or F-0[datat
8.669	0.125 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:8:MUXI g_or F-0[combout
8.919	0.250 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:9:MUXI g_or F-0[datat
9.044	0.125 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:9:MUXI g_or F-0[combout
9.293	0.249 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:10:MUXI g_or F-0[datat
9.418	0.125 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:10:MUXI g_or F-0[combout
9.672	0.254 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:11:MUXI g_or F-0[datat
9.953	0.281 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:11:MUXI g_or F-0[combout
10.284	0.251 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:12:MUXI g_or F-0[datat
10.329	0.125 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:12:MUXI g_or F-0[combout
10.579	0.250 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:13:MUXI g_or F-0[datat
10.704	0.125 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:13:MUXI g_or F-0[combout
10.961	0.257 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:14:MUXI g_or F-0[datat
11.242	0.281 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:14:MUXI g_or F-0[combout
11.490	0.248 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:15:MUXI g_or F-0[datat
11.615	0.125 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:15:MUXI g_or F-0[combout
12.030	0.415 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:16:MUXI g_or F-0[datat
12.155	0.125 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:16:MUXI g_or F-0[combout
12.407	0.252 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:17:MUXI g_or F-0[datat
12.532	0.125 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:17:MUXI g_or F-0[combout
12.787	0.255 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:18:MUXI g_or F-0[datat
13.068	0.281 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:18:MUXI g_or F-0[combout
13.318	0.250 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:19:MUXI g_or F-0[datat
13.543	0.125 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:19:MUXI g_or F-0[combout
13.699	0.150 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:20:MUXI g_or F-0[datat
13.980	0.281 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:20:MUXI g_or F-0[combout
14.235	0.255 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:21:MUXI g_or F-0[datat
14.516	0.281 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:21:MUXI g_or F-0[combout
14.768	0.252 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:22:MUXI g_or F-0[datat
14.893	0.125 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:22:MUXI g_or F-0[combout
15.142	0.249 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:23:MUXI g_or F-0[datat
15.267	0.125 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:23:MUXI g_or F-0[combout
15.518	0.251 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:24:MUXI g_or F-0[datat
15.643	0.125 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:24:MUXI g_or F-0[combout
15.901	0.258 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:25:MUXI g_or F-0[datat
16.182	0.281 FF	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:25:MUXI g_or F-0[combout
16.407	0.255 FF	IC	mainALU[g_addSub]g_fulladder V NBit MUX:26:MUXI g_or F-0[datat
16.718	0.305 RR	CELL	mainALU[g_addSub]g_fulladder V NBit MUX:26:MUXI g_or F-0[combout
16.968	0.250 FF	IC	mainALU[g_add

```

Data Required Path:
Total (ns)  Incr (ns)  Type  Element
=====
20.000    20.000           latch edge time
22.924    2.924           R    clock network delay
22.936    0.032           clock pessimism removed
22.936   -0.200           clock uncertainty
22.954    0.018           uTsu  PC:pcReg[s]_OUT[2]
Data Arrival Time : 26.162
Data Required Time : 22.954
Slack              : -3.208 (VIOLATED)

```