



MODE[3:0]	BOOT MODE	Descritpion
0000	PS JTAG	PS JTAG Interface
0001	Quad_SPI(24b)	24-Bit addresssing(QSPI24)
0010	Quad_SPI(32b)	32-Bit addresssing(QSPI32)
0011	SD0(2.0)	SD2.0
0100	NAND	Requires 8-bit data bus width
0101	SD1(2.0)	SD2.0
0110	eMMC(1.8V)	eMMC version 4.5 at 1.8V
0111	USB0(2.0)	USB 2.0 only
1000	PJTAG(MIO #0)	PJTAG connection 0 option
1001	PJTAG(MIO #1)	PJTAG connection 1 option
1110	SD1 LS(3.0)	SD 3.0




+3.3V +3.3V +3.3V +3.3V +3.3V C484 D1uF/25V VCCB VCCA DIR GND B A R245 220R SN74LVC1T4SDBVR


FPGA DONE LED


POWER ON RESET





www.alinx.com Title Page02 Z7 Bank0 & BANK503 Size Document Number ACVE2302核心板 Schematics Rev 1.0 Date: Monday, July 17, 2023 Sheet 2 of 21
















www.alinx.com


Title
PAGE07 Z7 Bank505


Size Document Number
ACVE2302核心板 Schematics 1.0


Date: Monday, July 17, 2023 Sheet 7 of 21

















ALINX


PAGE14 PS_DDR4_4

Monday, July 17, 2023


ACVE2302核心板 Schematics

www.alinx.com

Rev 1.0





PL SYSTEM CLOCK




www.alinx.com
Title
PAGE17 CLOCK & SECURITY

Size Document Number
ACVE2302核心板 Schematics 1.0
Date: Monday,July 17,2023 Sheet 16 of 21





+0.7V 24A



www.alinx.com
Title PAGE21 PMIC
Size Document Number ACVE2302核心板 Schematics Rev 1.0
Date: Tuesday, July 18, 2023 Sheet 19 of 21

