

电子设计自动化

作业二

姓 名 黄智越

学 号 23S136049

实验一 测试 define 增强语句的编译结果

一、实验目的及方案

实验目的：

- (1) 了解 define 中宏常量如何在输出的引号中灵活变化，而不是保持字符串面量

验证方案：

编译如下的代码

二、实验内容

1、书写原代码

```
1 module print_test(Clock);
2     input Clock;
3     initial
4     begin
5         `define print1(v) $display("variable \"v\" = %d ", v)
6         `define print2(v) $display(`"variable "v" = %d` ", v)
7         `define print3(v) $display(`"variable \"v\" = %d` ", v)
8         `define print4(v) $display(`"variable \"v\" = %d` ", v)
9         `define print5(v) $display("variable "v" = %d ", v)
10        `define print6(v) $display(`"variable \"v\" = %d` ", v)
11        `define print7(v) $display(`"variable \"v\" = %d` ", v)
12        automatic int i = 0;
13        `print1(i);
14        `print2(i);
15        `print3(i);
16        `print4(i);
17        `print5(i);
18        `print6(i);
19        `print7(i);
20    end
21 endmodule
```

2、进行编译查看结果

```
est.sv(6): (vlog-2269) Unterminated string literal continues onto next line 6.
est.sv(7): (vlog-2269) Unterminated string literal continues onto next line 7.
est.sv(8): (vlog-2269) Unterminated string literal continues onto next line 8.
est.sv(9): (vlog-2269) Unterminated string literal continues onto next line 9.
est.sv(10): (vlog-2269) Unterminated string literal continues onto next line 10.
est.sv(11): (vlog-2269) Unterminated string literal continues onto next line 11.
t.sv(21): (vlog-2270) Unterminated string literal started on line 11.
cro_print_test.sv(21): near "EOF": syntax error, unexpected end of source code.
```

三、实验结果及分析

编译结果显示：从第六行到 11 行代码里出现了未终止的字符串面量，全都是因为反向单引号和双引号打的位置不合理，经过注释其他代码发现其中 print1()宏定义才是正确的写法。

实验二 删除前缀 Logic

一、实验目的及方案

实验目的：

- (1) 了解模块参数中删除 logic 会发生什么

验证方案：

书写下列代码并编译

二、实验内容

```
1 module compare(output lt, eq, gt,  
2               input logic [63:0] a, b);  
3     always @(a, b)  
4         if(a<b) lt = 1'b1; //process fetech value  
5         else lt = 1'b0;  
6     assign gt = (a>b);      //fetch a value again  
7     comparator ul(eq, a, b); //OSC EPA PM PLD PLUS PA  
8 endmodule  
9  
10 module comparator(output logic eq,  
11                  input logic [63:0] a, b);  
12     always @(a, b)  
13         eq = (a==b);  
14 endmodule
```

三、实验结果及分析

```
3-5logic.sv(4): (vlog-2110) Illegal reference to net "lt".  
3-5logic.sv(5): (vlog-2110) Illegal reference to net "lt".
```

无法解析 Lt,因为 systemverilog 中变量不仅具有 4 态还具有 2 态的所以 systemverilog 中需要明确写出数据是两态还是四态。

实验三 避免变量的多重驱动

一、实验目的及方案

实验目的:

- (1) 认识到变量只能有一个驱动源

验证方案:

二、实验内容

代码如下所示:

```
1  module add_and_increment(output logic [63:0] sum,  
2                             output logic carry,  
3                             input logic [63:0] a,b);  
4      always @(a,b)  
5          sum = a+b;          //procdural assignment to sum  
6      assign sum = sum + 1;    //Error! sum is already being assigned a value  
7      look_ahead il(carry, a, b); //module instance drives carry  
8      overflow_check i2(carry, a , b);    //Error! 2nd driver of carry  
9  endmodule  
10  
11  module look_ahead(output wire  carry,  
12                      input logic [63:0] a, b);  
13  
14  endmodule  
15  
16  module overflow_check(output wire carry,  
17                      input logic [63:0] a, b);  
18  
19  endmodule
```

三、实验结果及分析

Sum 编译报错，因为它既被过程赋值，又被 `sum=sum+1` 赋值一次，一个变量只能有一个源，所以编译器报错。

而 `carry` 默认为变量类型，所以在运行时才会报错有多个驱动源，具体如下图。

```
ven.sv(8): 'carry' is driven by more than one continuous assignment. St
```

实验四 跟踪递归实现过程

一、实验目的及方案

实验目的：

(1) 熟悉递归函数的运行流程。

验证方案：


根据代码加入 `display` 显示各个函数调用

二、实验内容

```
1  module aatest();
2      int array[6] = '{0,1,2,3,4,5};
3  function automatic int b_add( int lo,  hi);
4      int mid = (lo+hi+1)>>1;
5      $display("lo is %d, hi is %d",lo ,hi);
6      if(lo==hi)
7          return(array[0]);
8      else if(lo+1 !=hi)
9          return(b_add( lo,  (mid-1))+b_add(mid,hi));
10     else
11         return(array[lo] + array[hi]);
12
13     endfunction
14
15     initial
16     begin
17         automatic int c=0;
18         c=b_add(0,4);
19         $display("c %d", c);
20     end
21 endmodule
```

三、实验结果及分析

```
VSIM 75> run
# lo is      0, hi is      4
# lo is      0, hi is      1
# lo is      2, hi is      4
# lo is      2, hi is      2
# lo is      3, hi is      4
# c          8
```



递归过程如上。

实验五 count_ones 跟踪

一、实验目的及方案

实验目的：

(1) 学习如何单步执行代码

验证方案：

通过在 run 之前设置断点，从而当程序执行到指定断点时停下来

二、实验内容

```
1 module aatest();
2     logic [31:0] a=31;
3
4     function int count_ones(input [31:0] data);
5         automatic logic [31:0] count = 0;
6         automatic logic [31:0] temp = data;
7
8         for(int i=0; i<32; i++ ) begin
9             $display("temp[0] is %d",temp[0]);
10            if(temp[0]) count++;
11            temp>>=1;
12        end
13        return count;
14    endfunction
15
16    initial
17    begin
18        int c;
19        c = count_ones(a);
20        $display("c is %d", c);
21    end
22
23 endmodule
```

三、实验结果及分析

其结果如下图所示，由上到下表示低位到高位。

选取 $a = 15$,二进制为 0000 0000 0000 0000 0000 0000 0000 1111,所以计数为 4

```
VSIM 78> run
# temp[0] is 1      0
# temp[0] is 1      1
# temp[0] is 1      2
# temp[0] is 1      3
# temp[0] is 0
# temp[0] is 0      .
# temp[0] is 0      .
# temp[0] is 0      .
# temp[0] is 0      .
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# temp[0] is 0
# c is               31
                        32
VSIM 79>
```

实验六 count_ones 改正

一、实验目的及方案

实验目的:

(1) 体会静态变量和动态变量在程序执行过程中的不同

验证方案：

实验五已经验证设置为动态变量的情况:

二、实验内容

```
1 module aatest();
2     logic [31:0] a=15;
3
4     function int count_ones(input [31:0] data);
5         logic [31:0] count = 0;
6         logic [31:0] temp = data;
7
8         for(int k=0; k<32; k++ ) begin
9             $display("temp[%d] is %d",k,temp[k]);
10            if(temp[k]) count++;
11        end
12        return count;
13    endfunction
14
15    initial
16    begin
17        int c;
18        c = count_ones(a);
19        $display("c is %d", c);
20    end
21
22 endmodule
```

三、实验结果及分析

```
** Error (suppressible): D:/Importantapps/modeltech64_10.7/workfile/week3/count_ones/count_ones_adjust.sv(5): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic or remove the initialization in the declaration of variable.
** Error (suppressible): D:/Importantapps/modeltech64_10.7/workfile/week3/count_ones/count_ones_adjust.sv(6): (vlog-2244) Variable 'temp' is implicitly static. You must either explicitly declare it as static or automatic or remove the initialization in the declaration of variable.
```

编译结果显示 count 和 temp 必须显示的申明为静态或动态。如果函数只被调用一次，用静态和动态申明对结果都无影响，但是如果函数被调用多次，就必须申明为动态，因为静态变量只会被初始化一次，第二次及以后 count 不会被初始化为 0