CMP (N) 301 Spring 2018



Architecture Project

Objective

To design and implement a simple 5-stage pipelined processor, von Neumann or Harvard. The design should conform to the ISA specification described in the following sections.

Introduction

The processor in this project has a RISC-like instruction set architecture. There are eight 2-byte general purpose registers; R_0 , R_1 , R_2 , R_3 , R_4 , R_5 , R_6 and R_7 . R_7 works as program counter (PC). R_6 works as a stack pointer (SP); and hence; points to the top of the stack. The initial value of SP is 1023. The memory (both in case of Harvard) address space is 1 KB of 16-bit width and is word addressable. (N.B. word = 2 bytes)

When an interrupt occurs, the processor finishes the currently fetched instructions (instructions that have already entered the pipeline), then the address of the next instruction (in PC) is saved on top of the stack, and PC is loaded from address 1 of the memory. To return from an interrupt, an RTI instruction loads PC from the top of stack, and the flow of the program resumes from the instruction after the interrupted instruction.

ISA Specifications

A) Registers

R[0:7]<15:0> ; Eight 16-bit general purpose registers
PC<15:0>:=R[7]<15:0> ; 16-bit program counter
SP<15:0>:=R[6]<15:0> ; 16-bit stack pointer

CCR<3:0> ; condition code register
Z<0>:=CCR<0> ; zero flag, change after arithmetic, logical, or shift operations
N<0>:=CCR<1> ; negative flag, change after arithmetic or shift operations
C<0>:=CCR<2> ; carry flag, change after arithmetic or shift operations.
V<0>:=CCR<3> ; over flow, change after arithmetic or shift operations.

B) Input-Output

IN.PORT<15:0> ; 16-bit data input port OUT.PORT<15:0> ; 16-bit data output port

INTR.IN<0>; a single, non-maskable interrupt

RESET.IN<0>; reset signal

Rsrc ; 1st operand register
Rdst ; 2nd operand register and result register field

EA ; Effective address

Imm ; Immediate Value (16 bit)

Mnemonic	Function		
Minemonic	runction		
NOP	$PC \leftarrow PC + 1$		
MOV Rsrc, Rdst	Move value from register Rsrc to register Rdst		
	Add the values stored in registers Rsrc, Rdst		
ADD Rsrc, Rdst	and store the result in Rdst		
1122 11310, 11430	If the result =0 then $Z \leftarrow 1$; else: $Z \leftarrow 0$;		
	If the result <0 then $N \leftarrow 1$; else: $N \leftarrow 0$ (semester only) Multiply Rsrc* Rdst and store result in		
	Rsrc,Rdst(result is double the size of the operand)		
MUL Rsrc, Rdst	Rsrc \leftarrow higher two bytes of result		
	Tible - higher two oytes of result		
	Subtract the values stored in registers Rsrc, Rdst		
SUB Rsrc, Rdst	and store the result in Rdst		
SUB RSIC, Rust	If the result =0 then $Z \leftarrow 1$; else: $Z \leftarrow 0$;		
	If the result <0 then $N \leftarrow 1$; else: $N \leftarrow 0$		
	AND the values stored in registers Rsrc, Rdst		
AND Rsrc, Rdst	and store the result in Rdst		
	If the result =0 then $Z \leftarrow 1$; else: $Z \leftarrow 0$; If the result <0 then $N \leftarrow 1$; else: $N \leftarrow 0$		
OR Rsrc, Rdst	OR the values stored in registers Rsrc, Rdst		
	and store the result in Rdst		
	If the result =0 then $Z \leftarrow 1$; else: $Z \leftarrow 0$;		
	If the result <0 then $N \leftarrow 1$; else: $N \leftarrow 0$		
RLC Rdst	Rotate left Rdst; $C \leftarrow R[Rdst] < 15>$;		
	$R[Rdst] \leftarrow R[Rdst] < 14:0 > \&C$		
RRC Rdst	Rotate right Rdst; $C \leftarrow R[Rdst] < 0>$;		
KKC KUSI	$R[Rdst] \leftarrow C&R[Rdst] < 15:1>;$		
CUI Dara Imm Ddat	Shift left Rsrc by #Imm bits and store result in Rdst		
SHL Rsrc, Imm, Rdst	$R[Rdst] \leftarrow R[Rsrc] < (15-Imm):0 > \&0$		
SHR Rsrc, Imm, Rdst	Shift right Rsrc by #Imm bits and store result in Rdst		
	$R[Rdst] \leftarrow 0\&R[Rsrc] < 15:Imm >$		
SETC	C ←1		
CLRC	C ←0		
PUSH Rdst	$X[SP] \leftarrow R[Rdst];$		
POP Rdst	$R[Rdst] \leftarrow X[++SP];$		
OUT Rdst	$OUT.PORT \leftarrow R[Rdst]$		
IN Rdst	$R[Rdst] \leftarrow IN.PORT$		
	NOT value stored in register Rdst		
NOT Delat	$R[Rdst] \leftarrow 1$'s Complement($R[Rdst]$);		
NOT Rdst	If (1's Complement(R[Rdst]) = 0): $Z \leftarrow 1$; else: $Z \leftarrow 0$;		
	If (1's Complement(R[Rdst]) \leq 0): N \leftarrow 1; else: N \leftarrow 0		
	(credit only)Negate the value stored in register Rdst		
NEC D.J.	$R[Rdst] \leftarrow 2$'s Complement($R[Rdst]$);		
NEG Rdst	If (2's Complement(R[Rdst]) = 0): $Z \leftarrow 1$; else: $Z \leftarrow 0$;		
	If (2's Complement(R[Rdst]) < 0): N \leftarrow 1; else: N \leftarrow 0		
INC Rdst	Increment value stored in Rdst		

	$R[Rdst] \leftarrow R[Rdst] + 1;$ $If ((R[Rdst] + 1) = 0): Z \leftarrow 1; else: Z \leftarrow 0;$		
	If $((R[Rdst] + 1) < 0)$: $N \leftarrow 1$; else: $N \leftarrow 0$		
DEC Rdst	Decrement value stored in Rdst		
	$R[Rdst] \leftarrow R[Rdst] - 1;$		
	If $((R[Rdst]-1)=0): Z \leftarrow 1; else: Z \leftarrow 0;$		
	If $((R[Rdst]-1) < 0)$: $N \leftarrow 1$; else: $N \leftarrow 0$		
JZ Rdst	Jump if zero		
	If $(Z=1)$: PC \leftarrow R[Rdst]; $(Z=0)$		
JN Rdst	Jump if negative		
	If $(N=1)$: PC \leftarrow R[Rdst]; $(N=0)$		
JC Rdst	Jump if carry		
	If $(C=1)$: PC \leftarrow R[Rdst]; $(C=0)$:		
JMP Rdst	Jump		
	$PC \leftarrow R[Rdst]$		
CALL Rdst	$(X[SP] \leftarrow PC + 1; PC \leftarrow R[Rdst])$		
RET	$PC \leftarrow X[++SP]$		
RTI	$PC \leftarrow X[++SP]$; Flags restored		
IDM D1. I	Load immediate value to register Rdst		
LDM Rdst, Imm	$R[Rdst] \leftarrow Imm < 15:0 >$		
LDD Rdst, EA	Load value from memory address EA to register Rdst		
	$R[Rdst] \leftarrow M[EA];$		
STD Rsrc, EA	Store value in register Rsrc to memory location EA		
	$M[EA] \leftarrow R[Rsrc];$		

Input Signals		
Reset	$PC \leftarrow M[0]$	
Interrupt	$X[SP]\leftarrow PC; PC \leftarrow M[1]; Flags preserved$	

Phase1 Requirement

- Instruction format of your design
 - Opcode of each instruction
 - Instruction bits details
- Schematic diagram of the processor with data flow details.
 - ALU / Registers / Memory Blocks
 - Dataflow Interconnections between Blocks & its sizes
 - Control Unit detailed design
- Pipeline stages design
 - Pipeline registers details (Size, Input, Connection, ...)
 - Pipeline hazards and your solution including
 - i. Data Forwarding
 - ii. Static Branch Prediction

Phase2 Requirement

- Implement and integrate your architecture
 - VHDL Implementation of each component of the processor
 - VHDL file that integrates the different components in a single module
- Simulation Test code that reads a program file and execute it on the processor.
 - Setup the simulation wave
 - Load Memory File & Run the test program
- Assembler code that converts assembly program (Text File) into machine code according to your design (Memory File)
- Report that contains any design changes after phase1
- Report that contains pipeline hazards considered and how your design solves it.

Project Testing

• You will be given different test programs. You are required to compile and load it onto the RAM and reset your processor to start executing from memory location 0000h. Each program would test some instructions (you should notify the TA if you haven't implemented or have logical errors concerning some of the instruction set). You MUST prepare a waveform using do files with the main signals showing that your processor is working correctly (R0, R1, R2, R3, PC, ...etc).

Evaluation Criteria

- Each project will be evaluated according to the number of instructions that are implemented, and Pipelining hazards handled in the design. Table 2 shows the evaluation criteria in details
- Failing to implement a working processor will nullify your project grade. <u>No credits will be</u> given to individual modules or a non-working processor.
- Unnecessary latching or very poor understanding of underlying hardware will be penalized.
- Synthesizing your processor and correctly carrying out timing simulation will be rewarded by bonus 1 mark that accumulates towards the 40-marks semester work. (bonus for credit, obligatory for semester)
- For Semester, Highest throughput will get a bonus grade on the whole semester work.

Table 2: Evaluation Criteria

	Each instruction (out of 30 instructions)	0.5 mark (15 marks total)
Marks	Data Forwarding	2 marks
Distribution	Static Branch Prediction	2 marks
	Interrupt	1 mark
Bonus Marks	Synthesizing the processor (Getting frequency and FPGA utilization)	1 mark bonus to credit
		work grade
	Highest throughput	1 mark bonus to semester
	Trignest tinoughput	work grade

Team Members

• Each team shall consist of a maximum of four members

Phase1 Due Date

• Week 9 Section time.

Project Due DateWeek 13 The demo will be during the regular lab session.

General Advice

- 1. Compile your design on regular bases (after each modification) so that you can figure out new errors early. Accumulated errors are harder to track.
- 2. Use the engineering sense to back trace the error source.
- 3. As much as you can, don't ignore warnings.
- 4. Read the transcript window messages in Modelsim carefully.
- 5. After each major step, and if you have a working processor, save the design before you modify it (use versioning tool if you can as git & svn).
- 6. Always save the ram files to easily export and import them.
- 7. Start early and give yourself enough time for testing.
- 8. Integrate your components incrementally (i.e. Integrate the RAM with the Registers, then integrate with them the ALU ...).
- 9. Use coding convention to know each signal functionality easily.
- 10. Try to simulate your control signals sequence for an instruction (i.e. Add) to know if your timing design is correct.
- 11. There is no problem in changing the design after phase1, but justify your changes.
- 12. Always reset all components at the start of the simulation.
- 13. Don't leave any input signal float "U", set it with 0 or 1.
- 14. Remember that your VHDL code is a HW system (logic gates, Flipflops and wires).
- 15. Use Do files instead of re-forcing all inputs each time.