

Instruções da	ıções da Base de Números Inteiros: RV321 e RV64						Instruções Privilegiadas para RV					
Categoria Nome	Fmt	R	V32I Base	+RV	/641		Categoria	a Nom	e Fmt	Mn	nemônica	do RV
Shifts Shift Left Logical	R	SLL	rd,rs1,rs2	SLLW rd,rs	1,rs2		Trap Mac	h-mode trap retu	rn R	MRET		
Shift Left Log. Imm.	- 1	SLLI	rd,rs1,shamt	SLLIW rd,rs	1,sham	t	Supervis	or-mode trap retu	rn R	SRET		
Shift Right Logical	R	SRL	rd,rs1,rs2	SRLW rd,rs	1,rs2		I nterrup	t Wait for Interru	pt R	WFI		
Shift Right Log. Imm.	- 1	SRLI	rd,rs1,shamt	SRLIW rd,rs	1,sham	t	MMU Vir	tual Memory FENC	E R	SFENCE	.VMA rs1	,rs2
Shift Right Arithmetic	R	SRA	rd,rs1,rs2	SRAW rd,rs	1,rs2		Exemi	olos das 60 p	seudo-	instru	cões do	RV
Shift Right Arith. Imm.	i		rd,rs1,shamt	SRAIW rd,rs		+		0 (BEQ rs,x0,in		BEQZ r		
Aritmética ADD	R		rd,rs1,rs2		1,rs2			(uses JAL x0,in		J imm	D / 111111	
ADD Immediate			rd,rs1,imm	ADDIW rd,rs				JSES ADDI rd,rs,	-	MV rd,	ra	
	•	ADDI	IU, ISI, INUN								19	
SUBtract	R	SUB	rd,rs1,rs2	SUBW rd,rs	1,rs2		RETurn (	uses JALR x0,0,1	a)	RET		
Load Upper Imm	U	LUI	rd,imm	Exte	ensão	de li	nstrução	Compactada	(16 bi	ts): RV	′32C	
Add Upper Imm to PC	U		rd,imm	Categoria	Nome	Fmt		RVC			eguivalen	nt
Lógica XOR	R		rd,rs1,rs2	Loads Loa	d Word	CL	C.LW	rd',rs1',imm	LW		rs1',imm	
XOR Immediate	lт		rd,rs1,imm		Word SP	CI	C.LWSP	rd,imm	LW		o,imm*4	
OR	R		rd,rs1,rs2	Float Load \		CL	C.FLW	rd',rs1',imm	FLW	_	rs1',imm	*8
OR Immediate	i		rd,rs1,imm	Float Loa		CI	C.FLWSP	rd,imm	FLW		o,imm*8	
AND			rd,rs1,rs2	Float Load		CL	C.FLD	rd',rs1',imm	FLD	_	rs1',imm	*16
AND Immediate			rd,rs1,imm	Float Load Do		CI	C.FLDSP	rd,imm	FLD		o,imm*16	
Comparação Set <	R		rd,rs1,rs2	Stores Stor		CS	C.SW	rs1',rs2',imm			rs2',imr	m*4
Set < Immediate			rd,rs1,imm		Word SP	CSS	C.SWSP	rs2,imm	SW		,152 ,1Mu sp,imm*4	
Set < Unsigned			rd,rs1,rs2	Float Sto		CS	C.FSW	rs1',rs2',imm			,rs2',imr	m*8
Set < Imm Unsigned			rd,rs1,rs2 rd,rs1,imm	Float Store \		CSS	C.FSWSP	rs1 ,rs2 ,1mm rs2,imm	FSW		rsz ,ımı, sp,imm*8	O
	_			Float Store								
<b>Desvios</b> Branch =	В		rs1,rs2,imm			CS	C.FSD	rs1',rs2',imm			rs2',imr	
Branch ≠			rs1,rs2,imm	Float Store Do		CSS	C.FSDSP	rs2,imm	FSD		sp,imm*1	6
Branch <			rs1,rs2,imm	Aritmética	ADD	CR	C.ADD	rd,rs1	ADD	rd,rd		
Branch ≥			rs1,rs2,imm		mediate	CI	C.ADDI	rd,imm	ADDI			
Branch < Unsigned			rs1,rs2,imm	ADD SP In		CI		SP x0,imm	ADDI	sp,sp	o,imm*16	
Branch ≥ Unsigned	В	BGEU	rs1,rs2,imm	ADD SP I	mm * 4	CIW	C.ADDI4S	PN rd',imm	ADDI	rd',s	sp,imm*4	
Salto & Link J&L	J	JAL	rd,imm		SUB	CR	C.SUB	rd,rs1	SUB	rd,rd	d,rs1	
Jump & Link Register	1	JALR	rd,rs1,imm		AND	CR	C.AND	rd,rs1	AND	rd,rd	d,rs1	
Synch Synch thread	1	FENCE		AND Im	mediate	CI	C.ANDI	rd,imm	ANDI	rd,rd	d,imm	
Synch Instr & Data	lт	FENCE.	I		OR	CR	C.OR	rd,rs1	OR	rd, rd	d.rs1	
Environment CALL	Т	ECALL		eXclu	isive OR	CR	C.XOR	rd,rs1	AND	rd, rd		
BREAK	1	EBREAK			MoVe	CR	C.MV	rd,rs1	ADD	rd, rs	s1,x0	
				Load Im	mediate	CI	C.LI	rd,imm	ADDI			
Registrador de cont	role	de Stat	us (CSR)	Load Upp	oer Imm	CI	C.LUI	rd,imm	LUI	rd, ir		
Read/Write	1	CSRRW	rd,csr,rs1	Desloc. Shift L	eft Imm	CI	C.SLLI	rd,imm	SLLI	rd,rd	d,imm	
Read & Set Bit	1	CSRRS	rd,csr,rs1	Shift Right A	ri. Imm.	CI	C.SRAI	rd,imm	SRAI			
Read & Clear Bit	lт	CSRRC	rd,csr,rs1	Shift Right Lo		CI	C.SRLI	rd,imm	SRLI		d,imm	
Read/Write Imm			rd,csr,imm	<b>Desvios</b> Br		СВ	C.BEQZ	rs1',imm	BEO		x0,imm	
Read & Set Bit Imm			rd,csr,imm		anch≠0	СВ	C.BNEZ	rs1',imm	BNE		,x0,imm	
Read & Clear Bit Imm	Ιi		rd,csr,imm	Salto	Jump	CJ	C.J	imm	JAL	x0,ir		
Tieda a ciear bir iiiiii		ODILITOI	14,001,1111		Register	CR	C.JR	rd,rs1	JALR			
				Salto & Link		CI	C.JAL	imm	JAL	ra,ir		
Loads Load Byte	П	LB	rd,rs1,imm	Jump & Link	-	CR	C.JALR	rs1	JALE			
,				<u> </u>				101			J., U	
Load Halfword		LH	rd,rs1,imm	Sistema Env.		CI	C.EBREAK		EBRE			_
Load Byte Unsigned		LBU	rd,rs1,imm		/641			nsão Compac		•		
Load Half Unsigned		LHU	rd,rs1,imm	· ·	1,imm			(except c.jal, 4				
Load Word	_	LW	rd,rs1,imm	LD rd,rs	1,imm		ADD	Word (C.ADDW)			leword (c.	
Stores Store Byte	S	SB	rs1,rs2,imm				ADD Imr	m. Word (C.ADDIW	) Load	Doublew	ord SP (c	.LDSP)
Store Halfword	S	SH	rs1,rs2,imm				SUBtra	ct Word (C.SUBW)	St	ore Doub	leword (c	.sp)
Store Word		SW		SD rs1,r	s2,imm						vord SP (c	
Store Word	<u> </u>						I	Formates de !:				
Formatos de instrução de 32 bits Formatos de instrução de 16 bits (RVC)   31 27 26 25 24 20 19 15 14 12 11 7 6 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
R funct7	rs2		rs1   funct3	11 7 rd	opcoo	0 de			$\frac{g}{d/rs1}$	, , ,	rs2	op
imm[11:0]	184	-	rs1 funct3	rd			CI fund		$\frac{d}{d}$ rs1	+	imm	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		rd opcode imm[4:0] opcode		CSS funct3 imm			$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				
B imm[12 10:5]	rs		rs1 funct3	imm[4:1 11]	opcod		CIW fund		imm		rd'	op
	$\frac{182}{\text{mm}[3]}$		101 Tuneto	rd	opcod		CL fund		rs1'	imm	rd'	op
imm[20 10:1 11 19:12]			2]	rd	opcod		CS fund		rs1'	imm	rs2'	op
		эрсос		CB fund		rs1'		offset	op			
							CJ fund		jump ta			op



	de Instrução Multiplicação-Div						Extensão Vetorial: RVV			
Categoria Nome	Fmt		iplicação-Divisão)		RV64M		Nome	Fmt		/32V/R64V
Multiplicação MULtiply	R	MUL	rd,rs1,rs2	MULW	rd,rs1	l,rs2	SET Vector Len.	R	SETVL	rd,rs1
MULtiply High	R	MULH	rd,rs1,rs2	1			MULtiply High	R	VMULH	rd,rs1,rs2
MULtiply High Sign/Uns	R	MULHSU	rd,rs1,rs2				REMainder	R	VREM	rd,rs1,rs2
MULtiply High Uns	R	MULHU	rd,rs1,rs2				Shift Left Log.	R	VSLL	rd,rs1,rs2
<b>Divisão</b> DIVide	R	DIV	rd,rs1,rs2	DIVW	rd,rs1	l,rs2	Shift Right Log.	R	VSRL	rd,rs1,rs2
DIVide Unsigned	R	DIVU	rd,rs1,rs2				Shift R. Arith.	R	VSRA	rd,rs1,rs2
Restante REMainder	R	REM	rd,rs1,rs2	REMW	rd,rs1	l,rs2	LoaD	- 1	VLD	rd,rs1,imm
REMainder Unsigned	R	REMU	rd,rs1,rs2	REMUW	rd,rs1	l,rs2	LoaD Strided	R	VLDS	rd,rs1,rs2
Evte	neão	de Instruçõ	es Atômicas: F	21//			LoaD indeXed	R	VLDX	rd,rs1,rs2
Categoria Nome	Fmt		(atômica)		RV64A		STore	S	am	
Load Load Reserved	R		<u> </u>	LR.D	rd,rs1	1	STore Strided	S R	VST	rd,rs1,imm
Store Store Conditional	R	LR.W SC.W	rd,rs1	SC.D	rd,rs1		STore indeXed	R	VSTS VSTX	rd,rs1,rs2
Swap SWAP	R	AMOSWAP.W	rd,rs1,rs2	AMOSWAP.D	rd,rs1		AMO SWAP	R		rd,rs1,rs2
Soma ADD	R		rd,rs1,rs2	AMOSWAP.D AMOADD.D	-		AMO SWAP	R		rd,rs1,rs2
Lógica XOR	R	AMOADD.W AMOXOR.W	rd,rs1,rs2	AMOXOR.D	rd,rs1		AMO XOR	R	AMOADD AMOXOR	rd,rs1,rs2
AND	R		rd,rs1,rs2	AMOAND.D	rd,rs1		AMO AND	R		rd,rs1,rs2
AND OR	R	AMOOR W	rd,rs1,rs2 rd,rs1,rs2	AMOOR.D	rd,rs1		AMO OR	R	AMOAND AMOOR	rd,rs1,rs2
Min/ Max MI Nimum	R	AMOOR.W		AMOOR.D AMOMIN.D	rd,rs1		AMO OR AMO MI Nimum	R		rd,rs1,rs2
MAXimum	R	AMOMIN.W AMOMAX.W	rd,rs1,rs2 rd,rs1,rs2	AMOMIN.D AMOMAX.D	rd,rs1		AMO MAXimum	R	AMOMIN AMOMAX	rd,rs1,rs2 rd,rs1,rs2
MI Nimum Unsigned	R			AMOMAX.D AMOMINU.D	rd,rs1		Predicate =	R		
MAXimum Unsigned	R	AMOMINU.W	rd,rs1,rs2 rd,rs1,rs2	AMOMINU.D	-		Predicate ≠	R	VPEQ VPNE	rd,rs1,rs2
		AMOMAXU.W			rd,rs1	I, TSZ	:1	R	VPNE	rd,rs1,rs2 rd,rs1,rs2
Duas extensõe							Predicate <			
Categoria Nome	Fmt		(SP,DP FI. Pt.)		64{F D}		Predicate ≥	R	VPGE	rd,rs1,rs2
Move Move from Integer	R	FMV.W.X	rd,rs1	FMV.D.X	rd,rs1		Predicate AND	R	VPAND	rd,rs1,rs2
Move to Integer	R	FMV.X.W	rd,rs1	FMV.X.D	rd,rs1		Pred. AND NOT	R	VPANDN	rd,rs1,rs2
Conversão ConVerT from Int	R	FCVT. {S D}.W		FCVT. {S D}.I			Predicate OR	R	VPOR	rd,rs1,rs2
ConVerT from Int Unsigned	R	FCVT. {S D}.WU		FCVT. {S D}.I	-		Predicate XOR	R	VPXOR	rd,rs1,rs2
ConVerT to Int	R	FCVT.W. {S D}	rd,rs1	FCVT.L. {S D} FCVT.LU. {S I			Predicate NOT	R	VPNOT	rd,rs1
ConVerT to Int Unsigned	R	FCVT.WU. {S D}					Pred. SWAP	R	VPSWAP	rd,rs1
<b>Load</b> Load	ı	FL{W,D}	rd,rs1,imm	Convençã	o de chan	nada	MOVe	R	VMOV	rd,rs1
Store Store	S	FS{W,D}	rs1,rs2,imm	Registrador	Nome ABI	Saver	ConVerT	R	VCVT	rd,rs1
Aritmética ADD	R	FADD. {S D}	rd,rs1,rs2	x0	zero		ADD	R	VADD	rd,rs1,rs2
SUBtract	R	FSUB. {S D}	rd,rs1,rs2	x1	ra	Caller	SUBtract	R	VSUB	rd,rs1,rs2
MULtiply	R	FMUL. {S D}	rd,rs1,rs2	x2	sp	Callee	MULtiply	R	VMUL	rd,rs1,rs2
DIVide	R	FDIV. {S D}	rd,rs1,rs2	<b>x</b> 3	gp		DIVide	R	VDIV	rd,rs1,rs2
SQuare RooT	R	FSQRT. {S   D}	rd,rs1	x4	tp		SQuare RooT	R	VSQRT	rd,rs1,rs2
Mul-Soma Multiply-ADD	R	FMADD. {S D}	rd,rs1,rs2,rs3	x5-7	t0-2	Caller	Multiply-ADD	R	VFMADD	rd,rs1,rs2,rs3
Multiply-SUBtract	R	FMSUB. {S D}	rd,rs1,rs2,rs3	x8	s0/fp	Callee	Multiply-SUB	R	VFMSUB	rd,rs1,rs2,rs3
Negative Multiply-SUBtract	R		rd,rs1,rs2,rs3	x9	s1	Callee		R		rd,rs1,rs2,rs3
Negative Multiply-ADD	R		rd,rs1,rs2,rs3	x10-11	a0-1	Caller	- 5	R		rd,rs1,rs2,rs3
Sign Inject SiGN source	R	FSGNJ. {S D}	rd,rs1,rs2	x12-17	a2-7	Caller	SiGN inJect	R	VSGNJ	rd,rs1,rs2
Negative SiGN source	R	FSGNJN. {S D}		x18-27	s2-11		Neg SiGN inJect	R	VSGNJN	rd,rs1,rs2
Xor SiGN source	R	FSGNJX.{S D}		x28-31	t3-t6	Caller	,	R	VSGNJX	rd,rs1,rs2
Min/ Max MINimum	R	FMIN. {S D}	rd,rs1,rs2	f0-7	ft0-7	Caller	MI Nimum	R	VMIN	rd,rs1,rs2
MAXimum	R	FMAX.{S D}	rd,rs1,rs2	f8-9	fs0-1	Callee	MAXimum	R	VMAX	rd,rs1,rs2
Comparação compare Float =	R	FEQ. {S D}	rd,rs1,rs2	f10-11	fa0-1	Caller	XOR	R	VXOR	rd,rs1,rs2
compare Float <	R	FLT. {S D}	rd,rs1,rs2	f12-17	fa2-7	Caller	OR	R	VOR	rd,rs1,rs2
compare Float ≤	R	FLE. {S D}	rd,rs1,rs2	f18-27	fs2-11	Callee	AND	R	VAND	rd,rs1,rs2
Categorizar CLASSify type	R		rd,rs1	f28-31	ft8-11	Caller	CLASS	R	VCLASS	rd,rs1
Configurar Read Status	R	FRCSR	rd	zero	Zero hard		SET Data Conf.	R		rd,rs1
Read Rounding Mode	R	FRRM	rd	ra	Endereço		EXTRACT	R		rd,rs1,rs2
-										
Read Flags	R	FRFLAGS	rd	sp	Ponteiro p		MERGE	R	VMERGE	rd,rs1,rs2
Swap Status Reg	R	FSCSR	rd,rs1	gp	Ponteiro	-	SELECT	R	VSELECT	rd,rs1,rs2
Swap Rounding Mode	R	FSRM	rd,rs1	tp	Thread p	ointer				
Swap Flags	R	FSFLAGS	rd,rs1	t0-6,ft0-11	Temporái	rios				
Swap Rounding Mode Imm	ı	FSRMI	rd,imm	s0-11,fs0-11	Registradore					
Swap Flags Imm	ı	FSFLAGSI	rd,imm	a0-7,fa0-7	Args. de					
5ap 1 lag5 1111111	<u> </u>			20 .,140 /	55. 40	çu0	Ú			

Convenção de chamada RISC-V e cinco extensões opcionais: 8 RV32M; 11 RV32A; 34 instruções de ponto flutuante para dados de 32 e 64 bits (RV32F, RV32D); e 53 RV32V. Usando a notação regex, {} signica set, então FADD. {F | D} é tanto FADD.F quanto FADD.D. RV32 {F | D} adiciona registradores f0-f31, cuja largura corresponde à maior precisão, e comprimento v1. O RV64 adiciona instruções: o RVM obtém 4, RVA 11, RVF 6, RVD 6 e RVV 0.