

The Intel x64 is the main processor used by servers, laptops, and desktops It has evolved continuously over a 40+ year period

The Original x86

First "x86" was the 8086

Released in 1978


Attributes:

16-bit registers

16 registers

could access of 1MB of RAM (in 64KB blocks using a special "segment" register)

3 4





5 6

Original x86 Registers

- The original x86 contained 16 registers
- 8 can be used by your programs
- The other 8 are used for memory management

Sacramento State - Cook - CSc 35

7

Original x86 Registers

- The x86 processor has evolved continuously over the last 4 decades
- It first jumped to 32-bit, and then, again, to 64-bit
- The result is many of the registers have strange names

ummer 2022 Sacramento State - Cook - CSc 35

8

Original x86 Registers

- 8 Registers can be used by your programs
 - Four General Purpose: AX, BX, CX, DX
 - · Four pointer index: SI, DI, BP, SP
- The remaining 8 are restricted
 - · Six segment: CS, DS, ES, FS, GS, SS
 - · One instruction pointer: IP
 - · One status register used in computations

Summer 2022 Sacramento State - Cook - CSc 30

Original General-Purpose Registers

- However, back then (and now too) it is very useful to store 8-bit values
- So, Intel chopped 4 of the registers in half
- These registers have generic names of A, B, C, D

AH AL S

CX CX


DH DL

10

Original General-Purpose Registers

- The first and second byte can be used separately or used together
- Naming convention
 - · high byte has the suffix "H"
 - low byte has the suffix "L"
 - for both bytes, the suffix is "X"

• •



Original General-Purpose Registers


- This essentially doubled the number of registers
- So, there are:
 - · four 16-bit registers or
 - eight 8-bit registers
 - ...and any combination you can think off


can

Sacramento State - Cook - CSc 35

11

9









When the x86 moved to 32-bit era, Intel expanded the registers to 32-bit
the 16-bit ones still exist
they have the prefix "e" for extended


New instructions were added to use them


15 16





17 18





Evolution to 64-bit

- At this point, Intel had decided to <u>abandon</u> the x86 in lieu of their new Itanium Processor
- The Itanium was a radically different design and was completely incompatible
- Advanced Micro Devices (AMD), to Intel's chagrin, decided to – once again – extend the x86



21

Evolution to 64-bit

- Registers were extended again
 - 64-bit registers have the prefix "r"
 - 8 additional registers were added
 - also, it is now possible to get 8-bit values from <u>all</u> registers (hardware is more consistent!)
- Some old, archaic, features were dropped




22

Evolution to 64-bit


- The AMD-64 was a huge commercial success
- The Itanium was a commercial failure
- Intel, dropped the Itanium and started making 64-bit x86 using AMD's design





Sacramento State - Cook - CSc 35




23 24










27 28

4-Bit Register Table						
Register	32-bit	16-bit	8-bit High	8-bit Low		
rax	eax	ax	ah	al		
rbx	ebx	bx	bh	bl		
rcx	ecx	сх	ch	cl		
rdx	edx	dx	dh	dl		
rsi	esi	si		sil		
rdi	edi	di		dil		
rbp	ebp	bp		bpl		
rsp	esp	sp		spl		

	4-Bit Register Table						
				I			
Register	32-bit	16-bit	8-bit High	8-bit Low			
r8	r8d	r8w		r8b			
r9	r9d	r9w		r9b			
r10	r10d	r10w		r10b			
r11	r11d	r11w		r11b			
r12	r12d	r12w		r12b			
r13	r13d	r13w		r13b			
r14	r14d	r14w		r14b			
r15	r15d	r15w		r15b			


29 30



Basic Intel x86 Instructions

- Each x86 instruction can have up to 2 operands
- Operands in x86 instructions are very versatile
- Each operand can be either a memory address, register or an immediate value

32




Types of Operands

- Registers
- Address in memory
- Register pointing to a memory address
- Immediate

Intel x86 Instruction Limits

- There are some limitations...
- Some instructions must use an immediate
- Some instructions require a *specific* register to perform calculations



33 34


Intel x86 Instruction Limits


- A register must <u>always</u> be involved
 - · processors use registers for all activity
 - · both operands cannot access memory at the same time
 - the processor has to have it at some point!
- Also, obviously, the receiving field cannot be an immediate value


Instruction: Move


- The Intel Move Instruction combines transfer, load and store instructions under one name
- ... well, that's something the assembler does for us - but, we'll cover that soon
- "Move" is a tad confusing it copies data

36 35











39 40







41 42











45 46





47 48

Call Instruction

- The Call Instruction causes the processor to start running instructions at a specified memory location (a subroutine)
- Subroutines are analogous to the functions you wrote in Java
- Once it completes, execution returns from the subroutine and continues after the call

Summer 2022 Sacramento State - Cook - CSc 25

49

