•	HW #6 Brian Hert 11-6-23 CSC 137
6.1	For each of the following data Paths:
0)	Single-Cycle data Path in Fig. 6.2.
	= Adder + Adder + Adder / Subtractor + Ts+ + Tca + Tcs = 0.8 ns + 0.8 ns + 1.1 ns + 0.05 ns + 0.05 ns = 2.85 ns
	maximum = / Longest Path Delay Frequency = 1/2.85 ns · 109 ns / Hz = 350,877,192.982 Az = 350 MHz
• P)	= max 1+ adder 1 Subtractor + max 21+ Ts++ Tco+ Tcs
	= 0.6 ns + 1.1 ns + 0.3 ns = + (0.05 ns x 3) = 2.15 ns
c)	maximum frequency = 1/2.15 ns = 1/2.15 ns · 109 ns / H2 = 465,116,279.06977 H2
	= [465.12 MHz]

()	Pipelined data Path in Fig 6.4
	Any to the second secon
	= Adder / Subtractor + Register
	= 1.1 ns + 0.15 ns
	=1.25ns
1087 C	
	maximum Frequency = 1/1.25ns 109ns/Hz
	= 800,000,000 Hz
	= [800 MHZ]
- 11 11	= [800 WHJ]
6.2	Estimate the speedup between the following
	data Paths when generating W=1000 quantities
	Ai + Bi + Ci + Di for 1 = 0, 1, 2,, 999. K=3;
	Ignore the data reading and writing delays.
7.15	
0)	Problem 6.1a VS 6.1c
700	a . Nev
	Speedup - N.K
	K + (M-1)
50 1 W 5	- 100 13
	== 1000 3
	3+(1000-1)
	= 3000
	1002
	= [2.994]
1 15 1 1	
3 100	
THE RESERVE TO SHARE	

