

Simpler Register Model

Sanjeev Singh
Verification Engineer
@Juniper Networks



Background

- A register model is a model of the software visible registers and memories in the design.
 - Most test benches need one.

- UVM system verilog package is the de facto standard for test benches.
 - Uvm_reg provides the base classes for creating a register model.



Problems With UVM_REG

- Large Memory Footprint.
 - Static Allocation of memory for all locations.
- Randomization fails for Large Tables.
 - Implements tables as static array of registers.
- API is confusing to use.
 - Mirror, Update, Predict.
- Hard to Understand source code. (22K Lines in 26 files).



Simpler Register Model

 A open source register model package for replacing uvm_reg in uvm test benches.

 Source code available under MIT license on github. https://github.com/Juniper/simple_reg_model

Demo code available under MIT license on github.

https://github.com/sanjeevs/srm_sap




SRM Goals

- Scalable to large system level test benches.
 - Memory efficient.
 - Scalable Randomization.

- Simple & Concise API.
 - Single value stored for each field.
- Reusable Sequences.
 - Reusable across multiple hierarchy.
 - Independent of access mechanism (backdoor/frontdoor/etc).



SRM Based Test bench





SRM Base Classes

- Two basic data types.
 - srm_register: a single register.
 - srm_table: array of registers.
- Access parameters.
 - srm_base_handle:
 - Selects the correct adapter to use.
 - Configuration options.



SRM Register

```
typedef struct packed {
                             Fields of register are a
    reg[31:0] field0;
                                packed structure
} r1 struct t;
                                                      Register is a template
class r1_reg extends srm_reg#(r1_struct_t);
                                                       class on the struct
    srm field#(bit[31:0]) field0;
    function new(string name, srm component parent);
    endfunction
endclass
```



SRM Table

```
Table is a template
                                                      class on the struct
class r1 table extends srm table#(r1 struct t);
    // A entry of the table
    class r1 table entry extends srm table entry#(r1 struct t);
    endclass
                                            A table entry is
                                          dynamically allocated
    function new(string name, ...);
                                               on writes.
       r1 table entry entry;
       super.new(.name()...);
       entry = new(..);
                                    Prototype Design
       prototype = entry;
    endfunction
                                         Pattern
endclass
```



SRM Handle

```
class host handle extends srm base handle;
  function new(...);
    endfunction
  virtual function srm_bus_adapter get_adapter(srm_node obj);
           Logic to select adapter
  endfunction
                           Walk from the current node to the root
                           looking for the correct adapter to use.
endclass
```



Register Access API

Task Access	Effect On DUT	Effect On SRM Model
model.r1.write(handle, 32'h0)	Writes the value to DUT	Updates the model.
model.r1. read (handle, rd_data);	Reads the value from DUT	Checks that the non volatile fields match and updates the volatile fields.

Function Access	Effect On DUT	Effect On SRM Model
model.r1. set (32'h0)	None	Updates the model.
model.r1.get();	None	Read from the model.



Table Access API

A table is an array of entries of type srm_register.

Use 'entry_at(index)' to get the table entry.

Write to table at offset 100.

model.t1.entry_at(100).write(handle, 32'h0);

Read from table at offset 100.

model.t1.entry_at(100).read(handle, rd_data);



Register Randomization

```
class r1 constr extends uvm object;
                                      Auto generated constraint class.
   rand bit [31:0] field0;
                                             Convert to packed struct.
   function r1 struct t get data();
endclass
r1 struct t wr data;
r1 constr c1 = r1 constr::type_id::create("r1_constr");
c1.randomize();
                               Generate random value
wr_data = c1.get_data();
                                            Write the random value
regmodel.r1.write(handle, wr data);
```



Table Randomization

```
r1_struct_t wr_data;
r1_constr c1 = r1_constr::type_id::create("r1_constr");

Generate random value for each entry in table

for(int i = 0; i < depth_of_table; i++) begin
    c1.randomize();
    wr_data = c1.get_data();
    model.t1_table.entry_at(i).write(handle, wr_data);
end</pre>
Write the random value
end
```

Scalable Randomization



Reusable Sequences (1)

```
task chip_test::run_phase();
...
blockA_cfg_sequence.regmodel = chip.blockA.r1;
blockA_cfg_sequence.start(null);
....
endtask
```



Reusable Sequences (2)

```
class base test;
   frontdoor handle f handle; // Handle for each adapter
  backdoor handle b handle;
  block regmodel regmodel;
   task run phase(..);
     reg sequence.initialize(regmodel, f handle);
     reg sequence.start(null);
                                 Sequence uses frontdoor
     reg sequence.initialize(regmodel, b handle);
     reg sequence.start(null);
                                   Sequence uses backdoor
   endtask
endclass
```



Other Features

Callbacks to model special types of registers.

Functional coverage.

Introspection API to write generic sequences.

- Composite API.
 - model.load(), model.store(),model.store_update()



Register Model Generation


- System RDL.
 - Use open source tool https://github.com/Juniper/open-register-design-tool
 - Developed at Juniper Networks.


DSL written in Ruby. https://github.com/sanjeevs/srm




Simple As Possible Demo

https://github.com/sanjeevs/srm_sap









Acknowledgements

 Thanks to my employer "Juniper Network" for releasing the code under MIT license.

- Special thanks.
 - Scott Nellenbach for open source tool.
 - https://github.com/Juniper/open-register-design-tool
 - David Meador for valuable feedback.



Thanks

Please contact me if you would like to contribute.

sanjeevs@juniper.net



Limitations of SRM

- API is not compatible with uvm_reg.
 - Use for new test benches.

- New
 - Yet to be proven in a real chip tape out.

- No commercial register generation tool support.
 - Open Source Tool Generation in works.
 - Support for Python, Ruby scripting.