

CSC258H1: Pre-lab Exercise for Lab 4

Wang, Weiqing


Due: February 5th, 2018 before 12 a.m.

1 Part I

1. In your pre-lab, draw a schematic of the gated D latch using interconnected 7400-series chips. For this exercise you are allowed to use NAND gates. Recall from Lab 1 what a gate-level schematic looks like

Solution.

Here is the schematic for my gated D latch:



2. Are there any input combinations of Clk and D that should NOT be the first you test? Explain this in your pre-lab and list them if applicable.

Solution.

We should not test any cases for Clk = 0 as my first test, because the previous value of D is uncertain.

2 Part II

1. Create a Verilog module for the simple ALU with register, with the following specifications:
 - Use the code in Figure 2 as the model for your register code.
 - Connect *Data(A)* input of your ALU to switches SW_{3-0} .
 - Connect KEY_0 to the clock input for register, SW_9 to *reset_n* and use SW_{7-5} for the ALU function inputs.
 - Display ALU outputs on $LEDR_{7-0}$; have *HEX0* display the value of *Data(A)* in hexadecimal and set *HEX1*, *HEX2*, *HEX3* to display nothing (all segments off).
 - *HEX4* and *HEX5* should display the least-significant and most-significant four bits of *Register* (ALU outputs) respectively, also in your pre-lab.

Solution.

Here is the Verilog module for ALU with register:

```
1 module edgeTriggeredDFlipFlop(SW,
2                               KEY,
3                               LEDR,
4                               HEX0,
5                               HEX1,
6                               HEX2,
```

```

7           HEX3 ,
8           HEX4 ,
9           HEX5);
10
11  input  [9:0] SW;
12  input  [0:0] KEY;
13  output [7:0] LEDR;
14  output [6:0] HEX0;  //HEX0 value of Date(A)
15  output [6:0] HEX1;  //permanently off
16  output [6:0] HEX2;  //permanently off
17  output [6:0] HEX3;  //permanently off
18  output [6:0] HEX4;  //4 least significant bits of register
19  output [6:0] HEX5;  //4 most significant bits of register
20  assign HEX1[6:0] = 7'b1111111;
21  assign HEX2[6:0] = 7'b1111111;
22  assign HEX3[6:0] = 7'b1111111;
23
24  reg [7:0] ALUout;
25  reg [7:0] register;
26  wire [3:0] A;
27      assign A[3:0] = SW[3:0];
28  wire [3:0] B;
29      assign B[3:0] = register[3:0];
30
31  wire [4:0] addAToB;
32  fourBitAdder FA1(
33      .SW({2'b00, A[3:0], B[3:0]}),
34      .LEDR(addAToB[4:0])
35  );
36
37  wire [4:0] addOneToA;
38  fourBitAdder FA2(
39      .SW({2'b00, A[3:0], 4'b0001}),
40      .LEDR(addOneToA[4:0])
41  );
42
43  hexDecoder hex0(
44      .SW(A[3:0]),
45      .HEX(HEX0[6:0])
46  );
47
48  always @(*)
49  begin
50      case (SW[7:5])
51          3'b000: ALUout[7:0] = {3'b000, addOneToA[4:0]};
52          3'b001: ALUout[7:0] = {3'b000, addAToB[4:0]};
53          3'b010: ALUout[7:0] = {3'b000, A[3:0] + B[3:0]};
54          3'b011: ALUout[7:0] = {A[3:0] | B[3:0], A[3:0] ^ B[3:0]};
55          3'b100: ALUout[7:0] = {7'b00000000, ({A[3:0], B[3:0]})};

```

```

56         3'b101: ALUout[7:0] = B[3:0] << A[3:0];
57         3'b110: ALUout[7:0] = B[3:0] >> A[3:0];
58         3'b111: ALUout = A[3:0] * B[3:0];
59         default: ALUout[7:0] = 8'b0000_0000;
60     endcase
61 end
62
63 always @(posedge KEY[0])
64 begin
65     if (SW[9] == 1'b0)
66         register[7:0] <= 8'b0000_0000;
67     else
68         register[7:0] <= ALUout[7:0];
69 end
70
71 assign LEDR[7:0] = ALUout[7:0];
72
73 hexDecoder hex4(
74     .SW(register[3:0]),
75     .HEX(HEX4[6:0])
76 );
77
78 hexDecoder hex5(
79     .SW(register[7:4]),
80     .HEX(HEX5[6:0])
81 );
82 endmodule
83
84 module hexDecoder (SW, HEX);
85     input [3:0] SW;
86     output [6:0] HEX;
87
88     assign HEX[0] = ~SW[3] & ~SW[2] & ~SW[1] & SW[0] |
89         ~SW[3] & SW[2] & ~SW[1] & ~SW[0] |
90         SW[3] & ~SW[2] & SW[1] & SW[0] |
91         SW[3] & SW[2] & ~SW[1] & SW[0];
92
93     assign HEX[1] = SW[2] & SW[1] & ~SW[0] |
94         SW[3] & SW[1] & SW[0] |
95         SW[3] & SW[2] & ~SW[0] |
96         ~SW[3] & SW[2] & ~SW[1] & SW[0];
97
98     assign HEX[2] = SW[3] & SW[2] & ~SW[0] |
99         SW[3] & SW[2] & SW[1] |
100         ~SW[3] & ~SW[2] & SW[1] & ~SW[0];
101
102     assign HEX[3] = SW[2] & SW[1] & SW[0] |
103         ~SW[3] & ~SW[2] & ~SW[1] & SW[0] |
104         ~SW[3] & SW[2] & ~SW[1] & ~SW[0] |

```

```
105         SW[3] & ~SW[2] & SW[1] & ~SW[0];
106
107     assign HEX[4] = ~SW[3] & SW[0] |
108         ~SW[2] & ~SW[1] & SW[0] |
109         ~SW[3] & SW[2] & ~SW[1] |
110         ~SW[3] & SW[2] & ~SW[1] & SW[0] |
111         ~SW[3] & SW[2] & SW[1] & SW[0] |
112         SW[3] & ~SW[2] & ~SW[1] & SW[0];
113
114     assign HEX[5] = ~SW[3] & ~SW[2] & SW[0] |
115         ~SW[3] & ~SW[2] & SW[1] |
116         ~SW[3] & SW[1] & SW[0] |
117         SW[3] & SW[2] & ~SW[1] & SW[0];
118
119     assign HEX[6] = ~SW[3] & ~SW[2] & ~SW[1] |
120         ~SW[3] & SW[2] & SW[1] & SW[0] |
121         SW[3] & SW[2] & ~SW[1] & ~SW[0];
122 endmodule
123
124 module fourBitAdder(SW, LEDR);
125     input [9:0] SW;
126     output [4:0] LEDR;
127     wire [2:0] cable;
128
129     fullAdder FA1(
130         .a(SW[4]),
131         .b(SW[0]),
132         .cin(SW[9]),
133         .s(LEDR[0]),
134         .cout(cable[0])
135     );
136
137     fullAdder FA2(
138         .a(SW[5]),
139         .b(SW[1]),
140         .cin(cable[0]),
141         .s(LEDR[1]),
142         .cout(cable[1])
143     );
144
145     fullAdder FA3(
146         .a(SW[6]),
147         .b(SW[2]),
148         .cin(cable[1]),
149         .s(LEDR[2]),
150         .cout(cable[2])
151     );
152
153     fullAdder FA4(
```

```


154     .a(SW[7]),
155     .b(SW[3]),
156     .cin(cable[2]),
157     .s(LED[3]),
158     .cout(LED[4])
159 );
160 endmodule
161
162 module fullAdder(a, b, cin, s, cout);
163     input a;
164     input b;
165     input cin;
166     output s;
167     output cout;
168
169     assign s = a^b^cin;
170     assign cout = (a & b) | (cin & (a^b));
171 endmodule

```

2. Simulate your circuit with ModelSim, ensuring the output waveforms are correct for each of your test cases. Choose test cases that make you feel confident about your ALU's correctness, in preparation for you in-lab demo. Your pre-lab should include at least one test for each ALU operation, though more test cases per operation is advisable. Make sure to include a few selected screenshots of these cases when you hand in your pre-lab.

Solution.

Here is the screenshot of my ModelSim simulation:



3 Part III


1. What is the behaviour of the 8-bit shift register shown in Figure 6 when $Load_n = 1$ and $ShiftRight = 0$? Briefly explain in your pre-lab.

Solution.

The value of the 8-bit shift stays constant throughout the whole process, because both $Load_n$ and $ShiftRight$ are connected to the Multiplexer, which only decides the input of input D, not the register.

2. Draw a schematic for the 8-bit shift register shown in Figure 6 including the necessary connections. Your schematic should contain eight instances of the one-bit shifter shown in Figure 5 and all the wiring required to implement the desired behaviour. Label the signals on your schematic with the same names you will use in your Verilog code.

Solution.



3. Starting with the code in Figure 2 for a positive edge-triggered D flip-flop, use this D flip-flop with instances of the mux2to1 module from Lab 2 to build the one-bit shifter shown in Figure 5. To get you started, Figure 7 is a code snippet that shows how the D flip-flop will be connected to one of the 2-to-1 multiplexers.
4. Write a Verilog module for the shift register that instantiates eight instances of one-bit shift register that you created in previous step. This Verilog module should match with the schematic in your pre-lab. Use SW_{7-0} as the inputs $LoadVal_{7-0}$ and SW_9 as a synchronous active low reset ($reset_n$). Use KEY_1 as the $Load_n$ input, KEY_2 as the $ShiftRight$ input and KEY_3 as the ASR input. Use KEY_0 as the clock (clk). The outputs Q_{7-0} should be displayed on $LEDR_{7-0}$.

Here is the solution to Questions 3 and 4:

```
1 module shiftRegister(SW, KEY, LEDR);
2     input [9:0] SW;
3     input [3:0] KEY;
4     output [7:0] LEDR;
5
```

```
6    wire [7:0] loadValue;
7        assign loadValue[7:0] = SW[7:0];
8    wire reset_n;
9        assign reset_n = SW[9];
10   wire Load_n;
11       assign Load_n = KEY[1];
12   wire ShiftRight;
13       assign ShiftRight = KEY[2];
14   wire ASR;
15       assign ASR = KEY[3];
16   wire clk;
17       assign clk = KEY[0];
18
19   wire w0;
20   wire [7:0] Q;
21
22   TwoToOneMux M0(.x(1'b0),
23                 .y(Q[7]),
24                 .s(ASR),
25                 .m(w0)
26   );
27
28   ShifterBit s7(
29       .load_val(loadValue[7]),
30       .in(w0), .out(Q[7]),
31       .reset_n(reset_n),
32       .clk(clk),
33       .load_n(Load_n),
34       .shift(ShiftRight)
35   );
36
37   ShifterBit s6(
38       .load_val(loadValue[6]),
39       .in(Q[7]), .out(Q[6]),
40       .reset_n(reset_n),
41       .clk(clk),
42       .load_n(Load_n),
43       .shift(ShiftRight)
44   );
45
46   ShifterBit s5(
47       .load_val(loadValue[5]),
48       .in(Q[6]),
49       .out(Q[5]),
50       .reset_n(reset_n),
51       .clk(clk),
52       .load_n(Load_n),
53       .shift(ShiftRight)
54   );
```

```
55
56     ShifterBit s4(
57         .load_val(loadValue[4]),
58         .in(Q[5]),
59         .out(Q[4]),
60         .reset_n(reset_n),
61         .clk(clk),
62         .load_n(Load_n),
63         .shift(ShiftRight)
64     );
65
66     ShifterBit s3(
67         .load_val(loadValue[3]),
68         .in(Q[4]),
69         .out(Q[3]),
70         .reset_n(reset_n),
71         .clk(clk),
72         .load_n(Load_n),
73         .shift(ShiftRight)
74     );
75
76     ShifterBit s2(
77         .load_val(loadValue[2]),
78         .in(Q[3]),
79         .out(Q[2]),
80         .reset_n(reset_n),
81         .clk(clk),
82         .load_n(Load_n),
83         .shift(ShiftRight)
84     );
85
86     ShifterBit s1(
87         .load_val(loadValue[1]),
88         .in(Q[2]),
89         .out(Q[1]),
90         .reset_n(reset_n),
91         .clk(clk),
92         .load_n(Load_n),
93         .shift(ShiftRight)
94     );
95
96     ShifterBit s0(
97         .load_val(loadValue[0]),
98         .in(Q[1]),
99         .out(Q[0]),
100        .reset_n(reset_n),
101        .clk(clk),
102        .load_n(Load_n),
103        .shift(ShiftRight)
```



```
104     );
105
106     assign LEDR[7:0] = Q[7:0];
107 endmodule
108
109 module ShifterBit(load_val, in, out, reset_n, clk, load_n, shift);
110     input in, load_val, reset_n, clk, load_n, shift;
111     output out;
112     wire w1, w2;
113
114     TwoToOneMux M0(
115         .x(out),
116         .y(in),
117         .s(shift),
118         .m(w1)
119     );
120
121     TwoToOneMux M1(
122         .x(load_val),
123         .y(w1),
124         .s(load_n),
125         .m(w2)
126     );
127
128     FlipFlop F0(
129         .d(w2),
130         .q(out),
131         .clock(clk),
132         .reset_n(reset_n)
133     );
134 endmodule
135
136
137 module FlipFlop(d, q, clock, reset_n);
138     input clock, reset_n;
139     input d;
140     output reg q;
141
142     always @(posedge clock)
143     begin
144         if (reset_n == 1'b0)
145             q <= 8'b0000_0000;
146         else
147             q <= d;
148     end
149 endmodule
150
151 module TwoToOneMux(x, y, s, m);
152     input x;    //selected when s is 0
```

```

153     input y;      //selected when s is 1
154     input s;      //select signal
155     output m;     //output
156
157     assign m = s ? y : x;
158 endmodule

```

5. Compile your Verilog code and simulate the design with ModelSim. In your simulation, you should perform the reset operation on the first clock cycle, then do a parallel load of your register on the next cycle. Finally, clock the register for several cycles to demonstrate both types of shifts. (NOTE: If you do not perform a reset first, your simulation will not work! Try simulating without doing reset first and see what happens. Can you explain the results?) Include one (or a few) screenshot of simulation output in your pre-lab.

Solution.

