

CSC258H1: Pre-lab Exercise for Lab 2

Wang, Weiqing


Due: January 14, 2018 before 12 a.m.

1 Part I

- When you have familiarized yourself with the `.do` files, open ModelSim, and in the ModelSim's Transcript window (near the bottom) use the `cd` command to change to the directory where you place the `wave.do` and `mux.v` (or the file name you named your `.do` file). Look at the generated waveform, which is the simulation output, and verify that the provided test-cases work as expected.

Solution.

After running the ModelSim, I get the following wave graph:



The simulation output is consistent with my expectation.

2 Part II

- Answer the following question: If the truth table in Table 2 was given in full, how many rows would it have?


Solution.

There will be $2^6 = 64$ rows since there are 6 inputs in total.

- Draw a schematic (not in Quartus) showing how you will connect the `mux2to1` modules to build the 4-to-1 multiplexer. Be prepared to explain it to the TA as a part of your prelab. The schematic should reflect how you are going to write your Verilog code.

Solution.

The schematic is as follows:



3. Create a new Quartus Prime project for your circuit and write the Verilog code.

Solution.

You may view the Verilog below, or see the attachment `FourToOneMux.v`.

```

1 //SW[0:3] data inputs
2 //SW[9:8] select signal
3
4 //LEDR[0] output display
5
6 module FourToOneMux(LEDR, SW);
7     input [9:0] SW;
8     output [9:0] LEDR;
9     mux2to1 u0(
10         .x(SW[0]), // Input u
11         .y(SW[2]), // Input w
12         .s(SW[8]), // Input s0
13         .m(c1)     // Wire c1
14     );
15     mux2to1 u1(
16         .x(SW[1]), // Input v
17         .y(SW[3]), // Input x
18         .s(SW[8]), // Input s0
19         .m(c2)     // Wire c2
20     );
21     mux2to1 u2(
22         .x(c1),     // Output of u0
23         .y(c2),     // Output of u1
24         .s(SW[9]),  // Input s1
25         .m(LEDR[0]) // Output m
26     );
27 endmodule
28
29 module mux2to1(x, y, s, m);
30     input x; // First input
31     input y; // Second input
32     input s; // Switch
33     output m; // Output

```

```

34
35     assign m = s ? y : x;
36 endmodule


```

A new Quartus Project was created, however, I am not going to give a screenshot here.

4. Simulate your circuit with ModelSim for different values of u, v, w and x . Do enough simulations to convince yourself that the circuit is working. You must show these to the TA as a part of the Pre-lab.

Solution.

I created a `FourToOneMux.do` file (which is attached) and ran it in ModelSim. I am not going to show the code here as it is too long. The ModelSim provides the following result of simulation:



3 Part III

1. Write the expression for seven Boolean functions, one for each segment of the 7 segment decoder. You must use Karnaugh maps for optimization. You should be able to explain to the TA how you generated these expressions by showing them the truth tables you wrote and Karnaugh maps you used to optimize your circuits

Solution. The truth table is as follows:

c_3	c_2	c_1	c_0	HEX[0]	HEX[1]	HEX[2]	HEX[3]	HEX[4]	HEX[5]	HEX[6]
0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	1	0	0	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0
0	0	1	1	0	0	0	0	1	1	0

(Continued on Next Page)

(Continued)

c_3	c_2	c_1	c_0	HEX[0]	HEX[1]	HEX[2]	HEX[3]	HEX[4]	HEX[5]	HEX[6]
0	1	0	0	1	0	0	1	1	0	0
0	1	0	1	0	1	0	0	1	0	0
0	1	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	1	0	0
1	0	1	0	0	0	0	1	0	0	0
1	0	1	1	1	1	0	0	0	0	0
1	1	0	0	0	1	1	0	0	0	1
1	1	0	1	1	0	0	0	0	1	0
1	1	1	0	0	1	1	0	0	0	0
1	1	1	1	0	1	1	1	0	0	0

Now I will present the table for individual characters:

0	$\overline{c_1 c_0}$	$\overline{c_1} c_0$	$c_1 c_0$	$c_1 \overline{c_0}$
$\overline{c_3 c_2}$	0	1	0	0
$\overline{c_3} c_2$	1	0	0	0
$c_3 c_2$	0	1	0	0
$c_3 \overline{c_2}$	0	0	1	0

Hence, $HEX[0] = \overline{c_3 c_2} \overline{c_1} c_0 + c_3 \overline{c_2} c_1 c_0 + c_3 c_2 \overline{c_1} c_0 + c_3 \overline{c_2} c_1 c_0$.

1	$\overline{c_1 c_0}$	$\overline{c_1} c_0$	$c_1 c_0$	$c_1 \overline{c_0}$
$\overline{c_3 c_2}$	0	0	0	0
$\overline{c_3} c_2$	0	1	0	1
$c_3 c_2$	1	0	1	1
$c_3 \overline{c_2}$	0	0	1	0

Hence, $HEX[1] = \overline{c_3 c_2} \overline{c_1} c_0 + c_2 c_1 \overline{c_0} + c_3 c_1 c_0 + c_3 c_2 \overline{c_0}$.

2	$\overline{c_1 c_0}$	$\overline{c_1} c_0$	$c_1 c_0$	$c_1 \overline{c_0}$
$\overline{c_3 c_2}$	0	0	0	1
$\overline{c_3} c_2$	0	0	0	0
$c_3 c_2$	1	0	1	1
$c_3 \overline{c_2}$	0	0	0	0

Hence, $HEX[2] = c_3 c_2 c_1 + c_3 c_2 \overline{c_0} + \overline{c_3 c_2} c_1 \overline{c_0}$.

3	$\overline{c_1 c_0}$	$\overline{c_1} c_0$	$c_1 c_0$	$c_1 \overline{c_0}$
$\overline{c_3 c_2}$	0	1	0	1
$\overline{c_3} c_2$	1	0	1	0
$c_3 c_2$	0	0	1	0
$c_3 \overline{c_2}$	0	0	0	1

Hence, $HEX[3] = c_2c_1c_0 + \overline{c_3}c_2\overline{c_1}c_0 + \overline{c_3}c_2\overline{c_1}c_0 + \overline{c_3}c_2\overline{c_1}c_0 + c_3\overline{c_2}c_1\overline{c_0}$.

4	$\overline{c_1}c_0$	$\overline{c_1}c_0$	c_1c_0	$c_1\overline{c_0}$
$\overline{c_3}c_2$	0	1	1	0
$\overline{c_3}c_2$	1	1	1	0
c_3c_2	0	0	0	0
$c_3\overline{c_2}$	0	1	0	0

Hence, $HEX[4] = \overline{c_3}c_0 + \overline{c_3}c_2\overline{c_1} + \overline{c_2}c_1c_0$.

5	$\overline{c_1}c_0$	$\overline{c_1}c_0$	c_1c_0	$c_1\overline{c_0}$
$\overline{c_3}c_2$	0	1	1	1
$\overline{c_3}c_2$	0	0	1	0
c_3c_2	0	1	0	0
$c_3\overline{c_2}$	0	0	0	0

Hence, $HEX[5] = \overline{c_3}c_2c_1 + \overline{c_3}c_2c_0 + \overline{c_3}c_1c_0 + c_3c_2\overline{c_1}c_0$.

6	$\overline{c_1}c_0$	$\overline{c_1}c_0$	c_1c_0	$c_1\overline{c_0}$
$\overline{c_3}c_2$	1	1	0	0
$\overline{c_3}c_2$	0	0	1	0
c_3c_2	1	0	0	0
$c_3\overline{c_2}$	0	0	0	0

Hence, $HEX[6] = \overline{c_3}c_2\overline{c_1} + \overline{c_3}c_2c_1c_0 + c_3c_2\overline{c_1}c_0$.

- Write a Verilog Module for the 7-segment decoder taking advantage of the aforementioned expressions.

Solution.

Please see the Verilog below, or you may view by opening the attached `HexDecoder.v` file.

```

1 //SW[0:3] data inputs
2 //HEX0[6:1] output display
3
4 module HexDecoder(HEX0, SW);
5     input [3:0] SW;
6     output [6:0] HEX0;
7     hex0 u0(
8         .x(SW[3]),    // INPUT C3
9         .y(SW[2]),    // INPUT C2
10        .z(SW[1]),    // INPUT C1
11        .w(SW[0]),    // INPUT C0
12        .m(HEX0[0])   // OUTPUT HEX0[0]
13    );
14    hex1 u1(
15        .x(SW[3]),    // INPUT C3
16        .y(SW[2]),    // INPUT C2
17        .z(SW[1]),    // INPUT C1

```

```

18     .w(SW[0]),    // INPUT C0
19     .m(HEX0[1])  // OUTPUT HEX0[1]
20 );
21 hex2 u2(
22     .x(SW[3]),    // INPUT C3
23     .y(SW[2]),    // INPUT C2
24     .z(SW[1]),    // INPUT C1
25     .w(SW[0]),    // INPUT C0
26     .m(HEX0[2])  // OUTPUT HEX0[2]
27 );
28 hex3 u3(
29     .x(SW[3]),    // INPUT C3
30     .y(SW[2]),    // INPUT C2
31     .z(SW[1]),    // INPUT C1
32     .w(SW[0]),    // INPUT C0
33     .m(HEX0[3])  // OUTPUT HEX0[3]
34 );
35 hex4 u4(
36     .x(SW[3]),    // INPUT C3
37     .y(SW[2]),    // INPUT C2
38     .z(SW[1]),    // INPUT C1
39     .w(SW[0]),    // INPUT C0
40     .m(HEX0[4])  // OUTPUT HEX0[4]
41 );
42 hex5 u5(
43     .x(SW[3]),    // INPUT C3
44     .y(SW[2]),    // INPUT C2
45     .z(SW[1]),    // INPUT C1
46     .w(SW[0]),    // INPUT C0
47     .m(HEX0[5])  // OUTPUT HEX0[5]
48 );
49 hex6 u6(
50     .x(SW[3]),    // INPUT C3
51     .y(SW[2]),    // INPUT C2
52     .z(SW[1]),    // INPUT C1
53     .w(SW[0]),    // INPUT C0
54     .m(HEX0[6])  // OUTPUT HEX0[6]
55 );
56 endmodule
57
58 module hex0(x, y, z, w, m);
59     input x; // First input
60     input y; // Second input
61     input z; // Third input
62     input w; // Fourth input
63     output m; // Output
64
65     assign m = (~x & ~y & ~z & w) | (x & ~y & z & w) |
66                (x & y & ~z & w) | (~x & y & ~z & w);

```

```
67
68 endmodule
69
70 module hex1(x, y, z, w, m);
71     input x; // First input
72     input y; // Second input
73     input z; // Third input
74     input w; // Fourth input
75     output m; // Output
76
77     assign m = (~x & y & ~z & w) | (y & z & ~w) |
78                (x & z & w) | (x & y & ~w);
79
80 endmodule
81
82 module hex2(x, y, z, w, m);
83     input x; // First input
84     input y; // Second input
85     input z; // Third input
86     input w; // Fourth input
87     output m; // Output
88
89     assign m = (x & y & z) | (x & y & ~w) | (~x & ~y & z & ~w);
90
91 endmodule
92
93 module hex3(x, y, z, w, m);
94     input x; // First input
95     input y; // Second input
96     input z; // Third input
97     input w; // Fourth input
98     output m; // Output
99
100    assign m = (~x & ~y & ~z & w) | (y & z & w) | (~x & y & ~z & w) |
101                (~x & y & ~z & ~w) | (x & ~y & z & ~w);
102
103 endmodule
104
105 module hex4(x, y, z, w, m);
106     input x; // First input
107     input y; // Second input
108     input z; // Third input
109     input w; // Fourth input
110     output m; // Output
111
112     assign m = (~x & w) | (~x & y & ~z) | (~y & ~z & w);
113
114 endmodule
115
```

```

116 module hex5(x, y, z, w, m);
117     input x; // First input
118     input y; // Second input
119     input z; // Third input
120     input w; // Fourth input
121     output m; // Output
122
123     assign m = (~x & ~y & z) | (~x & ~y & w) | (~x & z & w) |
124                (x & y & ~z & w);
125
126 endmodule
127
128 module hex6(x, y, z, w, m);
129     input x; // First input
130     input y; // Second input
131     input z; // Third input
132     input w; // Fourth input
133     output m; // Output
134
135     assign m = (~x & ~y & ~z) | (~x & y & z & w) | (x & y & ~z & ~w);
136
137 endmodule

```

3. In order to be sure that your circuit is correct, you need to simulate your 7-segment decoder module with ModelSim, ensuring the output waveforms are correct. For this purpose of this lab, use the lab room as the test phase (e.g. BA2145, BA3155). Now you should provide this sequence of letters and numbers as the input to your module, and check the output. So for BA3145, provide input for *B*, then *A*, then 3, then 1, then 4 and finally 5. You must include simulation waveforms as part of your pre-lab.

I wrote the HexDecoder.do file for simulation, which is both attached to my submission and showed below:

```

1 vlib work
2 vlog -timescale 1ns/1ns HexDecoder.v
3 vsim HexDecoder
4 log {/*}
5 add wave {/*}
6
7 force {SW[0]} 1
8 force {SW[1]} 1
9 force {SW[2]} 0
10 force {SW[3]} 1
11 run 4ns
12
13 force {SW[0]} 0
14 force {SW[1]} 1
15 force {SW[2]} 0
16 force {SW[3]} 1

```




```

17 run 4ns
18
19 force {SW[0]} 0
20 force {SW[1]} 1
21 force {SW[2]} 0
22 force {SW[3]} 0
23 run 4ns
24
25 force {SW[0]} 1
26 force {SW[1]} 0
27 force {SW[2]} 0
28 force {SW[3]} 0
29 run 4ns
30
31 force {SW[0]} 1
32 force {SW[1]} 0
33 force {SW[2]} 1
34 force {SW[3]} 0
35 run 4ns
36
37 force {SW[0]} 1
38 force {SW[1]} 0
39 force {SW[2]} 1
40 force {SW[3]} 0
41 run 4ns

```

And ModelSim provided me with the following result:



The result is consistent with my expectation.