
CSC258H1: Pre-lab Exercise for Lab 2

Wang, Weiqing

Due: January 14, 2018 before 12 a.m.

1 Part I

1. When you have familiarized yourself with the .do files, open ModelSim, and in the ModelSim's Transcript window (near the bottom) use the cd command to change to the directory where you place the wave.do and mux.v (or the file name you named your .do file). Look at the generated waveform, which is the simulation output, and verify that the provided test-cases work as expected.



2 Part II

1. Answer the following question: If the truth table in Table 2 was given in full, how many rows would it have?


Solution.

There will be $2^6 = 64$ rows since there are 6 inputs in total.

2. Draw a schematic (not in Quartus) showing how you will connect the *mux2to1* modules to build the 4-to-1 multiplexer. Be prepared to explain it to the TA as a part of your prelab. The schematic should reflect how you are going to write your Verilog code.

Solution.

The schematic is as follows:




3. Create a new Quartus Prime project for your circuit and write the Verilog code.

```
Solution.
 You may view the Verilog below, or see the attachment FourToOneMux.v.
1//SW[0:3] data inputs
2//SW[9:8] select signal
4//LEDR[0] output display
6 module FourToOneMux(LEDR, SW);
      input [9:0] SW;
      output [9:0] LEDR;
      mux2to1 u0(
9
          .x(SW[0]), // Input u
10
          .y(SW[2]), // Input w
11
          .s(SW[8]), // Input s0
12
          .m(c1)
                       // Wire c1
13
          );
14
       mux2to1 u1(
15
          .x(SW[1]), // Input v
16
          .y(SW[3]), // Input x
17
          .s(SW[8]), // Input s0
18
          .m(c2)
                       // Wire c2
19
          );
20
       mux2to1 u2(
          .x(c1),
                         // Output of u0
22
                         // Output of u1
          .y(c2),
23
          .s(SW[9]),
                         // Input s1
24
          .m(LEDR[0])
                         // Output m
25
          );
26
27 endmodule
29 module mux2to1(x, y, s, m);
      input x; // First input
30
                 // Second input
31
      input y;
                // Switch
32
      input s;
      output m; // Output
33
```

```
34
35    assign m = s ? y : x;
36    endmodule
```

A new Quartus Project was created, however, I am not going to give a screenshot here.

4. Simulate your circuit with ModelSim for different values of u, v, w and x. Do enough simulations to convince yourself that the circuit is working. You must show these to the TA as a part of the Pre-lab.



3 Part III

1. Write the expression for seven Boolean functions, one for each segment of the 7 segment decoder. You must use Karnaugh maps for optimization. You should be able to explain to the TA how you generated these expressions by showing them the truth tables you wrote and Karnaugh maps you used to optimize your circuits

Solution. The truth table is as follows:

c_3	c_2	c_1	c_0	HEX[0]	HEX[1]	HEX[2]	HEX[3]	HEX [4]	HEX [5]	HEX [6]
0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	1	0	0	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0
0	0	1	1	0	0	0	0	1	1	0

(Continued on Next Page)

(Continued)

c_3	c_2	c_1	c_0	HEX[0]	HEX[1]	HEX[2]	HEX[3]	HEX [4]	HEX [5]	HEX [6]
0	1	0	0	1	0	0	1	1	0	0
0	1	0	1	0	1	0	0	1	0	0
0	1	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	1	0	0
1	0	1	0	0	0	0	1	0	0	0
1	0	1	1	1	1	0	0	0	0	0
1	1	0	0	0	1	1	0	0	0	1
1	1	0	1	1	0	0	0	0	1	0
1	1	1	0	0	1	1	0	0	0	0
1	1	1	1	0	1	1	1	0	0	0

Now I will present the table for individual characters:

0	$\overline{c_1c_0}$	$\overline{c_1}c_0$	c_1c_0	$c_1\overline{c_0}$
$\overline{c_3c_2}$	0	1	0	0
$\overline{c_3}c_2$	1	0	0	0
c_3c_2	0	1	0	0
$c_3\overline{c_2}$	0	0	1	0

Hence, $HEX[0] = \overline{c_3c_2c_1}c_0 + c_3\overline{c_2}c_1c_0 + c_3c_2\overline{c_1}c_0 + c_3\overline{c_2}c_1c_0$.

1	$\overline{c_1c_0}$	$\overline{c_1}c_0$	c_1c_0	$c_1\overline{c_0}$
$\overline{c_3c_2}$	0	0	0	0
$\overline{c_3}c_2$	0	1	0	1
c_3c_2	1	0	1	1
$c_3\overline{c_2}$	0	0	1	0

Hence, $HEX[1] = \overline{c_3}c_2\overline{c_1}c_0 + c_2c_1\overline{c_0} + c_3c_1c_0 + c_3c_2\overline{c_0}$.

2	$\overline{c_1c_0}$	$\overline{c_1}c_0$	c_1c_0	$c_1\overline{c_0}$
$\overline{c_3c_2}$	0	0	0	1
$\overline{c_3}c_2$	0	0	0	0
c_3c_2	1	0	1	1
$c_3\overline{c_2}$	0	0	0	0

Hence, $HEX[2] = c_3c_2c_1 + c_3c_2\overline{c_0} + \overline{c_3c_2}c_1\overline{c_0}$.

3	$\overline{c_1c_0}$	$\overline{c_1}c_0$	c_1c_0	$c_1\overline{c_0}$
$\overline{c_3c_2}$	0	1	0	1
$\overline{c_3}c_2$	1	0	1	0
c_3c_2	0	0	1	0
$c_3\overline{c_2}$	0	0	0	1

Hence, $HEX[3] = c_2c_1c_0 + \overline{c_3c_2c_1}c_0 + \overline{c_3}c_2\overline{c_1}c_0 + \overline{c_3}c_2\overline{c_1}c_0 + c_3\overline{c_2}c_1\overline{c_0}$.

4	$\overline{c_1c_0}$	$\overline{c_1}c_0$	c_1c_0	$c_1\overline{c_0}$
$\overline{c_3c_2}$	0	1	1	0
$\overline{c_3}c_2$	1	1	1	0
c_3c_2	0	0	0	0
$c_3\overline{c_2}$	0	1	0	0

Hence, $HEX[4] = \overline{c_3}c_0 + \overline{c_3}c_2\overline{c_1} + \overline{c_2}\overline{c_1}c_0$.

5	$\overline{c_1c_0}$	$\overline{c_1}c_0$	c_1c_0	$c_1\overline{c_0}$
$\overline{c_3c_2}$	0	1	1	1
$\overline{c_3}c_2$	0	0	1	0
c_3c_2	0	1	0	0
$c_3\overline{c_2}$	0	0	0	0

Hence, $HEX[5] = \overline{c_3c_2}c_1 + \overline{c_3c_2}c_0 + \overline{c_3}c_1c_0 + c_3c_2\overline{c_1}c_0$.

6	$\overline{c_1c_0}$	$\overline{c_1}c_0$	c_1c_0	$c_1\overline{c_0}$
$\overline{c_3c_2}$	1	1	0	0
$\overline{c_3}c_2$	0	0	1	0
c_3c_2	1	0	0	0
$c_3\overline{c_2}$	0	0	0	0

Hence, $HEX[6] = \overline{c_3c_2c_1} + \overline{c_3}c_2c_1c_0 + c_3c_2\overline{c_1c_0}$.

2. Write a Verilog Module for the 7-segment decoder taking advantage of the aforementioned expressions.

```
Solution.
```

Please see the Verilog below, or you may view by opening the attached HexDecoder.v file.

```
1//SW[0:3] data inputs
2//HEX0[6:1] output display
4 module HexDecoder(HEXO, SW);
     input [3:0] SW;
     output [6:0] HEXO;
6
     hex0 u0(
          .x(SW[3]),
                        // INPUT C3
          .y(SW[2]),
                        // INPUT C2
          .z(SW[1]),
10
                        // INPUT C1
          .w(SW[0]),
                        // INPUT CO
11
          .m(HEXO[0])
                        // OUTPUT HEXO[0]
12
          );
13
     hex1 u1(
14
          .x(SW[3]),
                        // INPUT C3
15
          .y(SW[2]),
                        // INPUT C2
16
          .z(SW[1]), // INPUT C1
```

```
.w(SW[0]),
                          // INPUT CO
18
           .m(HEX0[1])
                          // OUTPUT HEXO[1]
19
          );
20
      hex2 u2(
21
          .x(SW[3]),
                          // INPUT C3
22
           .y(SW[2]),
                          // INPUT C2
23
           .z(SW[1]),
                          // INPUT C1
24
           .w(SW[0]),
                          // INPUT CO
25
           .m(HEX0[2])
                          // OUTPUT HEXO[2]
26
          );
27
      hex3 u3(
28
           .x(SW[3]),
                          // INPUT C3
29
           .y(SW[2]),
                          // INPUT C2
30
           .z(SW[1]),
                          // INPUT C1
31
           .w(SW[0]),
                          // INPUT CO
32
           .m(HEX0[3])
                          // OUTPUT HEXO[3]
33
          );
34
      hex4 u4(
35
          .x(SW[3]),
                          // INPUT C3
36
           .y(SW[2]),
                          // INPUT C2
37
           .z(SW[1]),
                          // INPUT C1
38
           .w(SW[0]),
                          // INPUT CO
39
           .m(HEX0[4])
                          // OUTPUT HEXO[4]
40
          );
41
      hex5 u5(
42
           .x(SW[3]),
43
                          // INPUT C3
           .y(SW[2]),
                          // INPUT C2
44
           .z(SW[1]),
                          // INPUT C1
45
           .w(SW[0]),
                          // INPUT CO
46
           .m(HEX0[5])
                          // OUTPUT HEXO[5]
47
48
          );
      hex6 u6(
49
           .x(SW[3]),
                          // INPUT C3
50
           .y(SW[2]),
                          // INPUT C2
51
           .z(SW[1]),
                          // INPUT C1
52
           .w(SW[0]),
                          // INPUT CO
53
           .m(HEX0[6])
                          // OUTPUT HEXO[6]
          );
56 endmodule
57
58 \text{ module } \text{hexO(x, y, z, w, m)};
      input x; // First input
59
      input y; // Second input
60
                 // Third input
      input z;
61
                 // Fourth input
      input w;
62
      output m; // Output
63
64
      assign m = (~x & ~y & ~z & w) | (x & ~y & z & w) |
65
                   (x & y & ~z & w) | (~x & y & ~z & w);
66
```

```
68 endmodule
_{70} module hex1(x, y, z, w, m);
      input x; // First input
      input y; // Second input
72
      input z; // Third input
73
      input w; // Fourth input
74
      output m; // Output
75
76
      assign m = ("x & y & "z & w) | (y & z & "w) |
                  (x & z & w) | (x & y & w);
78
80 endmodule
82 module hex2(x, y, z, w, m);
      input x; // First input
83
      input y; // Second input
84
      input z; // Third input
85
      input w; // Fourth input
86
      output m; // Output
      assign m = (x \& y \& z) | (x \& y \& w) | (x \& y \& w);
91 endmodule
^{93} module hex3(x, y, z, w, m);
      input x; // First input
      input y; // Second input
95
      input z; // Third input
      input w; // Fourth input
      output m; // Output
99
      assign m = ("x & "y & "z & w) | (y & z & w) | ("x & y & "z & w) |
100
                  ("x & y & "z & "w) | (x & "y & z & "w);
01
02
03 endmodule
nos module hex4(x, y, z, w, m);
      input x; // First input
06
      input y; // Second input
07
      input z; // Third input
08
      input w; // Fourth input
109
      output m; // Output
10
111
      assign m = ("x & w) | ("x & y & "z) | ("y & "z & w);
12
14 endmodule
115
```

```
16 \text{ module hex5}(x, y, z, w, m);
      input x; // First input
17
      input y;
                // Second input
118
      input z;
                // Third input
119
      input w; // Fourth input
20
      output m; // Output
21
22
      assign m = ("x & "y & z) | ("x & "y & w) | ("x & z & w) |
23
                   (x & y & ~z & w);
24
25
26 endmodule
27
28 \text{ module hex6}(x, y, z, w, m);
      input x; // First input
29
      input y; // Second input
130
      input z; // Third input
      input w; // Fourth input
132
      output m; // Output
33
134
      assign m = ("x & "y & "z) | ("x & y & z & w) | (x & y & "z & "w);
35
37 endmodule
```

3. In order to be sure that your circuit is correct, you need to simulate your 7-segment decoder module with ModelSim, ensuring the output waveforms are correct. For this purpose of this lab, use the lab room as the test phase (e.g. BA2145, BA3155). Now you should provide this sequence of letters and numbers as the input to your module, and check the output. So for BA3145, provide input for B, then A, then 3, then 1, then 4 and finally 5. You must include simulation waveforms as part of your pre-lab.

I wrote the <code>HexDecoder.do</code> file for simulation, which is both attached to my submission and showed below:

```
vlib work
vlog -timescale 1ns/1ns HexDecoder.v
vsim HexDecoder
log {/*}
add wave {/*}

force {SW[0]} 1
force {SW[1]} 1
force {SW[2]} 0
force {SW[3]} 1
run 4ns

force {SW[0]} 0
force {SW[0]} 0
force {SW[0]} 1
force {SW[0]} 1
```

```
17 run 4ns
18
19 force {SW[0]} 0
20 force {SW[1]} 1
21 force {SW[2]} 0
22 force {SW[3]} 0
23 run 4ns
25 force {SW[0]} 1
26 force {SW[1]} 0
27 force {SW[2]} 0
28 force {SW[3]} 0
29 run 4ns
31 force {SW[0]} 1
32 force {SW[1]} 0
33 force {SW[2]} 1
34 force {SW[3]} 0
35 run 4ns
36
37 force {SW[0]} 1
38 force {SW[1]} 0
39 force {SW[2]} 1
40 force {SW[3]} 0
41 run 4ns
 And ModelSim provided me with the following result:
  图· ❷ ■ ◎ ● | 以 图 图 ♀♀ | ◎ · 林 $ · ★ | | 参 準 端 数 图 ■ ● ★
                                                                           Library × A sim × 1>
            Now 24 ns
Cursor 1 0 ns
 The result is consistent with my expectation.
```