
CSC258H1: Pre-lab Exercise for Lab 4

Wang, Weiqing

Due: February 5th, 2018 before 12 a.m.

1 Part I

1. In your pre-lab, draw a schematic of the gated D latch using interconnected 7400-series chips. For this exercise you are allowed to use NAND gates. Recall from Lab 1 what a gate-level schematic looks like



2. Are there any input combinations of Clk and D that should NOT be the first you test? Explain this in your pre-lab and list them if applicable.

Solution.

We should not test any cases for Clk = 0 as my first test, because the previous value of D is uncertain.

2 Part II

- 1. Create a Verilog module for the simple ALU with register, with the following specifications:
 - Use the code in Figure 2 as the model for your register code.
 - Connect Data(A) input of your ALI to switches SW_{3-0} .
 - Connect KEY_0 to the clock input for register, SW_9 to $reset_n$ and use SW_{7-5} for the ALU function inputs.
 - Display ALU outputs on $LEDR_{7-0}$; have HEX0 display the value of Data(A) in hexadecimal and set HEX1, HEX2, HEX3 to display nothing (all segments off).
 - *HEX4* and *HEX5* should display the least-significant and most-significant four bits of *Register* (ALU outputs) respectively, also in your pre-lab.

```
Solution.

Here is the Verilog module for ALU with register:

module edgeTriggeredDFlipFlop(SW,

KEY,

LEDR,

HEXO,

HEX1,

HEX2,
```


```
HEX3,
                                  HEX4,
8
                                  HEX5);
10
      input [9:0] SW;
11
      input [0:0] KEY;
12
      output [7:0] LEDR;
13
      output [6:0] HEXO;
                           //HEXO value of Date(A)
14
      output [6:0] HEX1;
                           //permantly off
15
      output [6:0] HEX2; //permanantly off
16
                          //permantly off
      output [6:0] HEX3;
17
      output [6:0] HEX4; //4 least significant bits of register
18
      output [6:0] HEX5; //4 most significant bits of register
19
      assign HEX1[6:0] = 7'b11111111;
20
      assign HEX2[6:0] = 7'b11111111;
21
      assign HEX3[6:0] = 7'b11111111;
23
      reg [7:0] ALUout;
24
      reg [7:0] register;
25
      wire [3:0] A;
26
          assign A[3:0] = SW[3:0];
27
      wire [3:0] B;
28
          assign B[3:0] = register[3:0];
30
      wire [4:0] addAToB;
31
32
      fourBitAdder FA1(
          .SW({2'b00, A[3:0], B[3:0]}),
33
          .LEDR (addAToB[4:0])
34
      );
35
36
      wire [4:0] addOneToA;
37
      fourBitAdder FA2(
38
          .SW({2'b00, A[3:0], 4'b0001}),
39
          .LEDR(addOneToA[4:0])
40
      );
41
42
      hexDecoder hex0(
43
          .SW(A[3:0]),
44
          .HEX(HEX0[6:0])
45
      );
46
47
      always @(*)
48
      begin
49
          case (SW[7:5])
50
              3'b000: ALUout[7:0] = {3'b000, addOneToA[4:0]};
51
              3'b001: ALUout[7:0] = {3'b000, addAToB[4:0]};
              3'b010: ALUout[7:0] = {3'b000, A[3:0] + B[3:0]};
53
              3'b011: ALUout[7:0] = \{A[3:0] \mid B[3:0], A[3:0] ^ B[3:0]\};
54
              3'b100: ALUout[7:0] = {7'b0000000, (|{A[3:0], B[3:0]})};
55
```

```
3'b101: ALUout[7:0] = B[3:0] << A[3:0];
56
               3'b110: ALUout[7:0] = B[3:0] >> A[3:0];
57
               3'b111: ALUout = A[3:0] * B[3:0];
58
               default: ALUout[7:0] = 8'b0000_0000;
59
          endcase
60
      end
61
62
      always @(posedge KEY[0])
63
      begin
64
          if (SW[9] == 1'b0)
65
               register[7:0] <= 8'b0000_0000;
66
          else
67
               register[7:0] <= ALUout[7:0];
68
      end
69
70
      assign LEDR[7:0] = ALUout[7:0];
72
73
      hexDecoder hex4(
          .SW(register[3:0]),
74
          .HEX(HEX4[6:0])
75
      );
76
77
      hexDecoder hex5(
          .SW(register[7:4]),
          .HEX(HEX5[6:0])
80
      );
82 endmodule
84 module hexDecoder (SW, HEX);
      input [3:0] SW;
      output [6:0] HEX;
86
87
      assign HEX[0] = "SW[3] & "SW[2] & "SW[1] & SW[0] |
88
               ~SW[3] & SW[2] & ~SW[1] & ~SW[0] |
89
              SW[3] & ~SW[2] & SW[1] & SW[0] |
90
              SW[3] & SW[2] & ~SW[1] & SW[0];
91
92
      assign HEX[1] = SW[2] & SW[1] & ~SW[0] |
93
              SW[3] & SW[1] & SW[0] |
               SW[3] & SW[2] & ~SW[0] |
95
               ~SW[3] & SW[2] & ~SW[1] & SW[0];
96
97
      assign HEX[2] = SW[3] & SW[2] & "SW[0] |
98
              SW[3] & SW[2] & SW[1] |
99
              ~SW[3] & ~SW[2] & SW[1] & ~SW[0];
00
      assign HEX[3] = SW[2] & SW[1] & SW[0]
102
               ~SW[3] & ~SW[2] & ~SW[1] & SW[0] |
03
               ~SW[3] & SW[2] & ~SW[1] & ~SW[0] |
104
```

```
SW[3] & ~SW[2] & SW[1] & ~SW[0];
105
06
      assign HEX[4] = "SW[3] \& SW[0]
107
               ~SW[2] & ~SW[1] & SW[0] |
108
               ~SW[3] & SW[2] & ~SW[1] |
109
               ~SW[3] & SW[2] & ~SW[1] & SW[0] |
10
               ~SW[3] & SW[2] & SW[1] & SW[0] |
11
               SW[3] & ~SW[2] & ~SW[1] & SW[0];
112
13
      assign HEX[5] = ~SW[3] & ~SW[2] & SW[0] |
14
               ~SW[3] & ~SW[2] & SW[1] |
115
               ~SW[3] & SW[1] & SW[0] |
116
               SW[3] & SW[2] & ~SW[1] & SW[0];
17
118
      assign HEX[6] = ~SW[3] & ~SW[2] & ~SW[1] |
119
               ~SW[3] & SW[2] & SW[1] & SW[0] |
20
               SW[3] & SW[2] & ~SW[1] & ~SW[0];
21
22 endmodule
123
124 module fourBitAdder(SW, LEDR);
      input [9:0] SW;
125
      output [4:0] LEDR;
26
      wire [2:0] cable;
28
      fullAdder FA1(
29
           .a(SW[4]),
130
           .b(SW[0]),
31
           .cin(SW[9]),
132
           .s(LEDR[0]),
133
           .cout(cable[0])
135
      );
136
      fullAdder FA2(
137
           .a(SW[5]),
138
           .b(SW[1]),
139
           .cin(cable[0]),
40
           .s(LEDR[1]),
           .cout(cable[1])
42
      );
43
44
      fullAdder FA3(
45
           .a(SW[6]),
46
           .b(SW[2]),
47
           .cin(cable[1]),
48
           .s(LEDR[2]),
49
           .cout(cable[2])
150
      );
151
152
      fullAdder FA4(
153
```

```
.a(SW[7]),
           .b(SW[3]),
55
           .cin(cable[2]),
56
           .s(LEDR[3]),
57
           .cout(LEDR[4])
58
      );
59
60 endmodule
62 module fullAdder(a, b, cin, s, cout);
      input a;
63
      input b;
64
      input cin;
65
      output s;
66
      output cout;
68
      assign s = a^b^cin;
      assign cout = (a & b) | (cin & (a^b));
71 endmodule
```

2. Simulate your circuit with ModelSim, ensuring the output waveforms are correct for each of your test cases. Choose test cases that make you feel confident about your ALU's correctness, in preparation for you in-lab demo. Your pre-lab should include at least one test for each ALU operation, though more test cases per operation is advisable. Make sure to include a few selected screenshots of these cases when you hand in your pre-lab.




3 Part III

1. What is the behaviour of the 8-bit shift register shown in Figure 6 when $Load_n = 1$ and ShiftRight = 0? Briefly explain in your pre-lab.

Solution.

The value of the 8-bit shift stays constant throughout the whole process, because both *Load_n* and *ShiftRight* are connected to the Multiplexer, which only decides the input of input D, not the register.

2. Draw a schematic for the 8-bit shift register shown in Figure 6 including the necessary connections. Your schematic should contain eight instances of the one-bit shifter shown in Figure 5 and all the wiring required to implement the desired behaviour. Label the signals on your schematic with the same names you will use in your Verilog code.



- 3. Starting with the code in Figure 2 for a positive edge-triggered D flip-flop, use this D flip-flop with instances of the mux2to1 module from Lab 2 to build the one-bit shifter shown in Figure 5. To get you started, Figure 7 is a code snippet that shows how the D flip-flop will be connected to one of the 2-to-1 multiplexers.
- 4. Write a Verilog module for the shift register that instantiates eight instances of one-bit shift register that you created in previous step. This Verilog module should match with the schematic in your pre-lab. Use SW_{7-0} as the inputs $LoadVal_{7-0}$ and SW_9 as a synchronous active low reset (reset_n). Use KEY_1 as the $Load_n$ input, KEY_2 as the ShiftRight input and KEY_3 as the ASR input. Use KEY_0 as the clock (clk). The outputs Q_{7-0} should be displayed on $LEDR_{7-0}$.

```
Here is the solution to Questions 3 and 4:

module shiftRegister(SW, KEY, LEDR);

input [9:0] SW;

input [3:0] KEY;

output [7:0] LEDR;
```

```
wire [7:0] loadValue;
           assign loadValue[7:0] = SW[7:0];
      wire reset_n;
           assign reset_n = SW[9];
9
      wire Load_n;
10
           assign Load_n = KEY[1];
11
      wire ShiftRight;
12
           assign ShiftRight = KEY[2];
13
      wire ASR;
14
           assign ASR = KEY[3];
15
      wire clk;
16
           assign clk = KEY[0];
17
18
      wire w0;
19
      wire [7:0] Q;
20
      TwoToOneMux MO(.x(1'b0),
22
                        y(Q[7]),
23
                        .s(ASR),
24
                        .m(w0)
25
      );
26
27
      ShifterBit s7(
           .load_val(loadValue[7]),
29
           .in(w0), .out(Q[7]),
30
           .reset_n(reset_n),
31
           .clk(clk),
32
           .load_n(Load_n),
33
           .shift(ShiftRight)
34
      );
35
36
      ShifterBit s6(
37
           .load_val(loadValue[6]),
38
           .in(Q[7]), .out(Q[6]),
39
           .reset_n(reset_n),
40
           .clk(clk),
41
           .load_n(Load_n),
42
           .shift(ShiftRight)
43
      );
44
45
      ShifterBit s5(
46
           .load_val(loadValue[5]),
47
           .in(Q[6]),
48
           .out(Q[5]),
49
           .reset_n(reset_n),
50
           .clk(clk),
           .load_n(Load_n),
52
           .shift(ShiftRight)
53
54
      );
```

```
55
      ShifterBit s4(
56
           .load_val(loadValue[4]),
57
           .in(Q[5]),
58
           .out(Q[4]),
           .reset_n(reset_n),
60
           .clk(clk),
           .load_n(Load_n),
62
           .shift(ShiftRight)
63
      );
64
65
      ShifterBit s3(
66
           .load_val(loadValue[3]),
67
           .in(Q[4]),
           .out(Q[3]),
69
           .reset_n(reset_n),
70
           .clk(clk),
71
           .load_n(Load_n),
72
           .shift(ShiftRight)
73
      );
74
75
      ShifterBit s2(
76
           .load_val(loadValue[2]),
           .in(Q[3]),
78
           .out(Q[2]),
79
           .reset_n(reset_n),
80
           .clk(clk),
81
           .load_n(Load_n),
82
           .shift(ShiftRight)
83
      );
      ShifterBit s1(
86
           .load_val(loadValue[1]),
87
           .in(Q[2]),
88
           .out(Q[1]),
89
           .reset_n(reset_n),
90
           .clk(clk),
           .load_n(Load_n),
92
           .shift(ShiftRight)
93
      );
94
95
      ShifterBit s0(
96
           .load_val(loadValue[0]),
97
           .in(Q[1]),
           .out(Q[0]),
99
           .reset_n(reset_n),
00
           .clk(clk),
01
           .load_n(Load_n),
02
103
           .shift(ShiftRight)
```

```
);
104
05
      assign LEDR[7:0] = Q[7:0];
107 endmodule
og module ShifterBit(load_val, in, out, reset_n, clk, load_n, shift);
      input in, load_val, reset_n, clk, load_n, shift;
10
      output out;
11
      wire w1, w2;
12
13
      TwoToOneMux MO(
14
           .x(out),
115
           .y(in),
116
           .s(shift),
17
           .m(w1)
118
      );
19
20
      TwoToOneMux M1(
21
           .x(load_val),
122
           .y(w1),
23
           .s(load_n),
24
           .m(w2)
25
      );
26
27
      FlipFlop F0(
28
           .d(w2),
29
           .q(out),
30
           .clock(clk),
31
           .reset_n(reset_n)
32
      );
133
134 endmodule
135
136
module FlipFlop(d, q, clock, reset_n);
      input clock, reset_n;
138
      input d;
39
      output reg q;
41
      always @(posedge clock)
42
      begin
43
           if (reset_n == 1'b0)
44
               q <= 8'b0000_0000;
45
           else
46
               q \le d;
47
      end
49 endmodule
151 module TwoToOneMux(x, y, s, m);
      input x; //selected when s is 0
152
```

```
input y;  //selected when s is 1
input s;  //select signal
output m;  //output

assign m = s ? y : x;
endmodule
```

5. Compile your Verilog code and simulate the design with ModelSim. In your simulation, you should perform the reset operation on the first clock cycle, then do a parallel load of your register on the next cycle. Finally, clock the register for several cycles to demonstrate both types of shifts. (NOTE: If you do not perform a reset first, your simulation will not work! Try simulating without doing reset first and see what happens. Can you explain the results?) Include one (or a few) screenshot of simulation output in your pre-lab.

