## CSC258H1: Pre-lab Exercise for Lab 6

Wang, Weiqing

Due: March 3rd, 2018 before 12 a.m.

## 1 Part I

1. Answer the following questions in your prelab: given the starter code, is the resetn signal is an synchronous or asynchronous reset? Is it active high, or active low? Given this, what do you have to do in simulation to reset the FSM to the starting state?

Solution.


The resetn is synchronous. It's active low. The clock can be set high throughout the simulation process.

2. Complete the state table showing how the present state and input value determine the next state and the output value. Fill in all the missing parts of the template code to implement the FSM based on the state table you derived. Include completed code in your prelab.

```
Solution.
nodule sequence_detector(SW, KEY, LEDR);
                           //SW[0]: reset signal; SW[1]: input signal (w).
      input [1:0] SW;
      input [3:0] KEY;
                           // KEY[0]: KEY[0]
      output [9:0] LEDR; // LEDR[2:0]: Current State; LEDR[9]: Output.
      reg [2:0] y_Q, Y_D;
      localparam A = 3'b000,
                  B = 3,0001,
                  C = 3'b010,
                  D = 3'b011,
                  E = 3'b100,
11
                  F = 3'b101,
12
                  G = 3'b110;
13
      assign LEDR[2:0] = y_Q;
14
15
      always @(*)
16
      begin
17
18
          case (y_Q)
               A: Y_D = SW[1] ? B : A;
19
               B: Y_D = SW[1]
                               ? C
20
               C: Y_D = SW[1] ? D : E;
21
               D: Y_D = SW[1] ? F : E;
22
               E: Y_D = SW[1] ? G : A;
23
               F: Y_D = SW[1] ? F : E;
24
               G: Y_D = SW[1] ? C : A;
25
               default: Y_D = A;
26
         endcase
      end
28
29
      always @(negedge KEY[0], negedge SW[0])
30
    begin
31
          if (SW[0] == 1,b0)
32
               y_Q \ll A;
33
          else
34
35
               y_Q \ll Y_D;
      end
36
```


```
assign LEDR[9] = ((y_Q == F) || (y_Q == G));
sendmodule
```

3. Simulate your circuit using ModelSim for a variety of input settings, ensuring the output waveforms are correct. Include a few screenshots that shows the simulation output.



## 2 Part II

1. Draw a state diagram for your controller starting with the register load states provided in the example FSM. Include the state diagram in your prelab.



2. Modify the provided FSM code to implement your controller and synthesize it. You should only modify the control module. Include your modified code in the prelab.

```
Solution.
nodule poly_function(SW, KEY, CLOCK_50, LEDR, HEX0, HEX1);
      input [9:0] SW;
      input [3:0] KEY;
      input CLOCK_50;
      output [9:0] LEDR;
      output [6:0] HEXO, HEX1;
6
      wire resetn;
      wire go;
      wire [7:0] data_result;
11
      assign go = ~KEY[1];
12
      assign resetn = KEY[0];
13
14
      part2 u0(
15
          .clk(CLOCK_50),
16
          .resetn(resetn),
17
          .go(go),
18
          .data_in(SW[7:0]),
19
          .data_result(data_result)
20
      );
21
22
```

```
assign LEDR[9:0] = {2'b00, data_result};
23
24
      hex_decoder HO(
25
           .hex_digit(data_result[3:0]),
26
           .segments(HEXO)
27
           );
28
29
      hex_decoder H1(
30
           .hex_digit(data_result[7:4]),
31
           .segments(HEX1)
32
          );
33
35 endmodule
37 module part2(
      input clk,
38
      input resetn,
39
      input go,
40
      input [7:0] data_in,
      output [7:0] data_result
42
      );
43
44
      // lots of wires to connect our datapath and control
45
      wire ld_a, ld_b, ld_c, ld_x, ld_r;
46
      wire ld_alu_out;
47
      wire [1:0] alu_select_a, alu_select_b;
      wire alu_op;
49
50
      control CO(
51
           .clk(clk),
52
           .resetn(resetn),
53
           .go(go),
55
           .ld_alu_out(ld_alu_out),
57
           .ld_x(ld_x),
58
           .ld_a(ld_a),
59
           .ld_b(ld_b),
           .ld_c(ld_c),
61
           .ld_r(ld_r),
62
63
64
           .alu_select_a(alu_select_a),
           .alu_select_b(alu_select_b),
65
           .alu_op(alu_op)
66
      );
67
68
      datapath D0(
69
70
           .clk(clk),
           .resetn(resetn),
72
           .ld_alu_out(ld_alu_out),
73
           .ld_x(ld_x),
74
           .ld_a(ld_a),
           .ld_b(ld_b),
76
           .ld_c(ld_c),
```

```
.ld_r(ld_r),
79
          .alu_select_a(alu_select_a),
80
          .alu_select_b(alu_select_b),
          .alu_op(alu_op),
82
83
          .data_in(data_in),
          .data_result(data_result)
85
      );
86
  endmodule
91 module control (
      input clk,
      input resetn,
93
      input go,
95
      output reg ld_a, ld_b, ld_c, ld_x, ld_r,
96
      output reg ld_alu_out,
97
      output reg [1:0] alu_select_a, alu_select_b,
98
      output reg alu_op
99
      );
.00
01
      reg [3:0] current_state, next_state;
02
03
      localparam
                   S_LOAD_A
                                    = 4'd0,
04
                                    = 4'd1,
                   S_LOAD_A_WAIT
.05
                   S_LOAD_B
                                    = 4'd2,
06
                                    = 4'd3,
                   S_LOAD_B_WAIT
.07
                   S_LOAD_C
                                    = 4'd4,
.08
                   S_LOAD_C_WAIT
                                    = 4'd5,
                                    = 4'd6,
                   S_LOAD_X
10
                                    = 4'd7,
                   S_LOAD_X_WAIT
                                    = 4'd8.
                   S_CYCLE_0
12
13
                   S_CYCLE_1
                                    = 4'd9,
                   S_CYCLE_2
                                    = 4'd10,
14
                   S_CYCLE_3
                                    = 4'd11,
15
                   S_CYCLE_4
                                    = 4'd12;
16
17
      // Next state logic aka our state table
18
19
      always@(*)
      begin: state_table
20
              case (current_state)
21
                   S_LOAD_A: next_state = go ? S_LOAD_A_WAIT : S_LOAD_A;
22
                   S_LOAD_A_WAIT: next_state = go ? S_LOAD_A_WAIT : S_LOAD_B;
23
                   S_LOAD_B: next_state = go ? S_LOAD_B_WAIT : S_LOAD_B;
24
                   S_LOAD_B_WAIT: next_state = go ? S_LOAD_B_WAIT : S_LOAD_C;
25
                   S_LOAD_C: next_state = go ? S_LOAD_C_WAIT : S_LOAD_C;
                   S_LOAD_C_WAIT: next_state = go ? S_LOAD_C_WAIT : S_LOAD_X;
27
                   S_LOAD_X: next_state = go ? S_LOAD_X_WAIT : S_LOAD_X;
29
                   S_LOAD_X_WAIT: next_state = go ? S_LOAD_X_WAIT : S_CYCLE_0;
                   S_CYCLE_0: next_state = S_CYCLE_1;
30
                   S_CYCLE_1: next_state = S_CYCLE_2;
31
                   S_CYCLE_2: next_state = S_CYCLE_3;
32
```

```
S_CYCLE_3: next_state = S_CYCLE_4;
33
                   S_CYCLE_4: next_state = S_LOAD_A;
34
                              next_state = S_LOAD_A;
                   default:
35
36
          endcase
      end // state_table
37
38
      // Output logic aka all of our datapath control signals
39
      always @(*)
40
      begin: enable_signals
41
          // By default make all our signals 0
42
          ld_alu_out = 1'b0;
43
          ld_a = 1'b0;
44
          1d_b = 1'b0;
45
          1d_c = 1'b0;
46
          1d_x = 1'b0;
47
          ld_r = 1'b0;
48
          alu_select_a = 2'b00;
          alu_select_b = 2'b00;
50
          alu_op
                        = 1'b0;
51
52
          case (current_state)
53
              S_LOAD_A: begin
54
                   ld_a = 1'b1;
.55
                   end
56
              S_LOAD_B: begin
57
                   ld_b = 1'b1;
                   end
59
              S_LOAD_C: begin
60
                   1d_c = 1'b1;
61
                   end
62
              S_LOAD_X: begin
63
                   1d_x = 1'b1;
                   end
65
              S_CYCLE_0: begin // RB <- BX
                   ld_alu_out = 1'b1; ld_b = 1'b1; // store result back into RB
67
                   alu_select_a = 2'b01; // Select register B
.68
                   alu_select_b = 2'b11; // Select register x
69
                   alu_op = 1'b1; // Multiply operation
70
              end
71
              S_CYCLE_1: begin // RB <- Bx + A
72
                   ld_alu_out = 1'b1; ld_b = 1'b1; // store result back into RB
73
                   alu_select_a = 2'b01; // Select register B
74
                   alu_select_b = 2'b00; // Select register A
75
                   alu_op = 1'b0; // Multiply operation
                                                                    Bx + A
76
              end
              S_CYCLE_2: begin // RA <- CX
78
                   ld_alu_out = 1'b1; ld_a = 1'b1;// store result back into RA
79
                   alu_select_a = 2'b10; // Select register C
80
                   alu_select_b = 2'b11; // Select register X
                   alu_op = 1'b1; // Multiply operation
                                                                 CX
82
              end
              S_CYCLE_3: begin // RA <- CX^2</pre>
84
                   ld_alu_out = 1'b1; ld_a = 1'b1; // store result back into RB
.85
                   alu_select_a = 2'b00; // Select register A
86
                   alu_select_b = 2'b11; // Select register X
```


```
alu_op = 1'b1; // Addition operation
                                                                            CX^2
88
               end
89
90
                                      //r < - Cx^2 + Bx + A
               S_CYCLE_4: begin
                    ld_r = 1'b1; // store result in result register
92
                    alu_select_a = 2'b01; // Select register B
93
                    alu_select_b = 2'b00; // Select register A
94
                    alu_op = 1'b0; //Addition
                                                               Cx^2 + Bx + A
95
96
               end
           endcase
97
      end // enable_signals
99
      // current_state registers
200
      always@(posedge clk)
201
      begin: state_FFs
202
           if(!resetn)
203
               current_state <= S_LOAD_A;</pre>
           else
205
               current_state <= next_state;</pre>
206
      end // state_FFS
208 endmodule
module datapath (
      input clk,
211
      input resetn,
212
      input [7:0] data_in,
213
      input ld_alu_out,
214
      input ld_x, ld_a, ld_b, ld_c,
215
      input ld_r,
216
      input alu_op,
217
      input [1:0] alu_select_a, alu_select_b,
218
      output reg [7:0] data_result
219
      );
220
      // input registers
222
      reg [7:0] a, b, c, x;
223
224
      // output of the alu
225
      reg [7:0] alu_out;
226
      // alu input muxes
227
      reg [7:0] alu_a, alu_b;
228
229
      // Registers a, b, c, x with respective input logic
230
      always @ (posedge clk) begin
231
           if (!resetn) begin
232
               a \le 8'd0;
233
               b <= 8'd0;
234
               c <= 8'd0;
235
               x <= 8, d0;
           end
237
           else begin
239
               if (ld_a)
                    a <= ld_alu_out ? alu_out : data_in;
240
                    // load alu_out if load_alu_out signal is high, otherwise load from dat
241
               if (ld_b)
```


Page 7/11

```
b <= ld_alu_out ? alu_out : data_in;</pre>
243
                     // load alu_out if load_alu_out signal is high, otherwise load from dat
244
                if (ld_x)
245
                     x <= data_in;</pre>
246
                if (ld_c)
247
                     c <= data_in;</pre>
248
           end
249
       end
250
251
      // Output result register
252
      always @ (posedge clk) begin
253
           if (!resetn)
254
                begin
255
                     data_result <= 8'd0;</pre>
256
                end
           else if (ld_r)
258
                data_result <= alu_out;</pre>
      end
260
261
      // The ALU input multiplexers
262
      always @(*)
263
      begin
264
           case (alu_select_a)
265
                2'd0: alu_a = a;
266
                2'd1: alu_a = b;
267
                2'd2: alu_a = c;
                2'd3: alu_a = x;
269
                default: alu_a = 8'd0;
           endcase
271
272
           case (alu_select_b)
273
                2'd0: alu_b = a;
                2'd1: alu_b = b;
275
                2'd2: alu_b = c;
276
                2'd3: alu_b = x;
                default: alu_b = 8'd0;
278
279
           endcase
      end
280
281
      // The ALU
282
      always @(*)
283
84
      begin : ALU
           case (alu_op)
85
                0: begin
286
                         alu_out = alu_a + alu_b; //performs addition
287
                    end
88
                1: begin
                        alu_out = alu_a * alu_b; //performs multiplication
290
                    end
                default: alu_out = 8'd0;
292
           endcase
       end
294
endmodule
```

```
298 module hex_decoder(hex_digit, segments);
      input [3:0] hex_digit;
299
      output reg [6:0] segments;
300
301
      always @(*)
302
          case (hex_digit)
303
               4'h0: segments = 7'b100_0000;
304
               4'h1: segments = 7'b111_1001;
305
               4'h2: segments = 7'b010_0100;
               4'h3: segments = 7'b011_0000;
307
               4'h4: segments = 7'b001_1001;
               4'h5: segments = 7'b001_0010;
309
               4'h6: segments = 7'b000_0010;
10
               4'h7: segments = 7'b111_1000;
311
               4'h8: segments = 7'b000_0000;
112
               4'h9: segments = 7'b001_1000;
13
               4'hA: segments = 7'b000_1000;
               4'hB: segments = 7'b000_0011;
315
               4'hC: segments = 7'b100_0110;
316
               4'hD: segments = 7'b010_0001;
17
               4'hE: segments = 7'b000_0110;
318
               4'hF: segments = 7'b000_1110;
19
               default: segments = 7'h7f;
320
          endcase
222 endmodule
```

3. To examine the circuit produced by Quartus Prime open the RTL Viewer tool (Tools > Netlist Viewers > RTL Viewer). Find (on the left panel) and double-click on the box shown in the circuit that represents the finite state machine, and determine whether the state diagram that it shows properly corresponds to the one you have drawn. To see the state codes used for your FSM, open the Compilation Report, select the Analysis and Synthesis section of the report, and click on State Machines. Include a screenshot of the generated FSM in your prelab.





4. Simulate your circuit with ModelSim for a variety of input settings, ensuring the output waveforms are correct. It is recommended that you start by simulating the datapath and controller modules separately. Only when you are satisfied that they are working individually should you combine them into the full design. Why is this approach better? (Hint: Consider the case when your design has 20 different modules.) Include few screenshots of simulation output in your prelab.

