
CSC258H1: Pre-lab Exercise for Lab 3

Wang, Weiqing

Due: January 28, 2018 before 12 a.m.

1 Part I

1. Draw a schematic showing your code structure with all wires, inputs and outputs labelled. Be prepared to explain it to the TA as a part of your preparation.



2. Write Verilog code for a 7-to-1 multiplexer, based on the template you provided above. Use switches SW_{9-7} on the DE1-SoC board as the MuxSelect input and switches SW_{6-0} as the Input data inputs. Connect the output to $LEDR_0$.

```
Solution.
The following is the Verilog code I wrote for the 7-to-one multiplexer.

1 module sevenToOneMux(SW, LEDR);

2 input [9:0] SW;

3 output [0:0] LEDR;

4 reg Out;

5 always @(*)


6 begin

7 case(SW[9:7])

8 3'b000: Out = SW[0];
```


```
3'b001: Out = SW[1];
               3'b010: Out = SW[2];
10
               3'b011: Out = SW[3];
11
               3'b100: Out = SW[4];
12
               3'b101: Out = SW[5];
13
               3'b110: Out = SW[6];
14
               default: Out = 1'b0;
15
16
          endcase
      end
      assign LEDR[0] = Out;
18
19 endmodule
```

3. Simulate your circuit with ModelSim for different values of MuxSelect and Input. You must include a screen shot of simulations output as part of your pre-lab.



2 Part II

1. Draw a schematic showing your code structure with all wires, inputs and outputs labelled. Your schematic should resemble Figure 1(d), though it should also contain module and signal labels, and shows external connections to the switches and LEDs. Be prepared to explain it to the TA as part of your preparation.




2. Write a Verilog module for the full adder sub-circuit and write another Verilog module that instantiates four instances of this full adder. Name the input ports A, B and cin, and the output ports S and cout. Note: You should **NOT** use the arithmetic addition operator + in your Verilog implementation of the full-adder. Doing so will earn you 0 marks for this part

```
Solution. The following is the Verilog code I wrote for my circuit:
nodule fourBitAdder(A, B, cin, S, cout);
      input [3:0] A;
2
      input [3:0] B;
3
      input cin;
      output [3:0] S;
      output cout;
6
      wire [2:0] cable;
      fullAdder FA1(
8
           .a(A[0]),
           .b(B[0]),
10
           .cin(cin),
11
           .s(S[0]),
12
           .cout(cable[0]));
13
      fullAdder FA2(
14
           .a(A[1]),
15
           .b(B[1]),
16
           .cin(cable[0]),
17
           .s(S[1]),
18
           .cout(cable[1]));
19
      fullAdder FA3(
20
           .a(A[2]),
21
```


```
.b(B[2]),
           .cin(cable[1]),
23
           .s(S[2]),
24
           .cout(cable[2]));
25
      fullAdder FA4(
26
          .a(A[3]),
27
          .b(B[3]),
           .cin(cable[2]),
           .s(S[3]),
30
           .cout(cout));
31
32 endmodule
33
34 module fullAdder(a, b, cin, s, cout);
      input a, b, cin;
35
      output s, cout;
36
      assign s = a^b^cin;
38
      assign cout = (a & b) | (cin & (a^b));
40 endmodule
```

3. Simulate your 4-bit ripple-carry adder with ModelSim for intelligently chosen values of A and B and cin. You should include a screenshot of it in the pre-lab. Note that as circuits get more complicated, you will not be able to simulate or test all possible cases. This means that you can test only a subset. Here intelligently chosen means to find particular corner cases that exercise key aspects of the circuit. An example would be a pattern that shows that the carry signals are working. Be prepared to explain why your test cases are good enough.



3 Part III

1. Draw a schematic showing your code structure with all wires, inputs and outputs labeled. Your schematic should contain a block diagram of your design showing any design hierarchy. You should show the multiplexer that is implied by the case statement for your ALU as well as all inputs to this multiplexer. Also show all connections to switches and LEDs. Be prepared to explain it to the TA.



2. Write a Verilog module for the ALU including all inputs and outputs.

```
Solution. Here is my Verilog module:
nodule ALU(SW, KEY, LEDR, HEXO, HEX1, HEX2, HEX3, HEX4, HEX5);
      input [7:0] SW;
2
      input [2:0] KEY;
3
      output [6:0] HEXO;
      output [6:0] HEX1;
5
      output [6:0] HEX2;
6
      output [6:0] HEX3;
      output [6:0] HEX4;
      output [6:0] HEX5;
9
      output [7:0] LEDR;
10
11
      wire [4:0] addAToB;
12
      fourBitAdder FA1(.SW({2'b00, SW[7:0]}), .LEDR(addAToB[4:0]));
13
14
      wire [4:0] addOneToA;
15
      fourBitAdder FA2(.SW({2'b00, SW[7:4], 4'b0001}), .LEDR(addOneToA[4:0]));
16
17
      reg [7:0] ALUout;
18
      always @(*)
19
      begin
20
          case (KEY[2:0])
21
              3'b000: ALUout[7:0] = {3'b000, addOneToA[4:0]};
22
              3'b001: ALUout[7:0] = {3'b000, addAToB[4:0]};
23
```

```
3'b010: ALUout[7:0] = {3'b000, SW[7:4] + SW[3:0]};
              3'b011: ALUout[7:0] = {SW[7:4] | SW[3:0], SW[7:4] ^ SW[3:0]};
25
              3'b100: ALUout[7:0] = \{7'b00000000, (|SW[7:0])\};
26
              3'b101: ALUout[7:0] = SW[7:0];
27
              default: ALUout[7:0] = 8'b0000_0000;
28
          endcase
29
     end
30
31
     assign LEDR[7:0] = ALUout[7:0];
     hexDecoder hex0(.SW(SW[3:0]), .HEX(HEX0[6:0]));
                                                           //B
33
     hexDecoder hex2(.SW(SW[7:4]), .HEX(HEX2[6:0]));
                                                           //A
34
     hexDecoder hex1(.SW(4'b0000), .HEX(HEX1[6:0]));
                                                           //0000
35
     hexDecoder hex3(.SW(4'b0000), .HEX(HEX3[6:0]));
                                                           //0000
     hexDecoder hex4(.SW(ALUout[3:0]), .HEX(HEX4[6:0]));
                                                               //ALUout [3:0]
     hexDecoder hex5(.SW(ALUout[7:4]), .HEX(HEX5[6:0]));
                                                               //ALUout [7:4]
39 endmodule
41 module hexDecoder (SW, HEX);
     input [3:0] SW;
42
     output [6:0] HEX;
43
44
     assign HEX[0] = "SW[3] & "SW[2] & "SW[1] & SW[0] |
45
              ~SW[3] & SW[2] & ~SW[1] & ~SW[0] |
              SW[3] & ~SW[2] & SW[1] & SW[0] |
47
              SW[3] & SW[2] & ~SW[1] & SW[0];
48
49
     assign HEX[1] = SW[2] & SW[1] & ~SW[0] |
50
              SW[3] & SW[1] & SW[0] |
51
              SW[3] & SW[2] & ~SW[0] |
52
              ~SW[3] & SW[2] & ~SW[1] & SW[0];
53
     assign HEX[2] = SW[3] & SW[2] & ~SW[0] |
55
              SW[3] & SW[2] & SW[1] |
56
              ~SW[3] & ~SW[2] & SW[1] & ~SW[0];
57
58
     assign HEX[3] = SW[2] & SW[1] & SW[0]
59
              ~SW[3] & ~SW[2] & ~SW[1] & SW[0] |
              ~SW[3] & SW[2] & ~SW[1] & ~SW[0] |
              SW[3] & ~SW[2] & SW[1] & ~SW[0];
62
63
     assign HEX[4] = "SW[3] & SW[0]
64
              ~SW[2] & ~SW[1] & SW[0] |
65
              ~SW[3] & SW[2] & ~SW[1] |
66
              ~SW[3] & SW[2] & ~SW[1] & SW[0] |
              ~SW[3] & SW[2] & SW[1] & SW[0] |
              SW[3] & ~SW[2] & ~SW[1] & SW[0];
70
     assign HEX[5] = "SW[3] & "SW[2] & SW[0] |
71
72
              ~SW[3] & ~SW[2] & SW[1] |
```

```
~SW[3] & SW[1] & SW[0] |
73
               SW[3] & SW[2] & ~SW[1] & SW[0];
74
75
      assign HEX[6] = "SW[3] & "SW[2] & "SW[1] |
76
               ~SW[3] & SW[2] & SW[1] & SW[0] |
               SW[3] & SW[2] & ~SW[1] & ~SW[0];
79 endmodule
81 module fourBitAdder(SW, LEDR);
      input [9:9] SW;
82
      output [4:0] LEDR;
83
      wire [2:0] cable;
84
85
      fullAdder FA1(
86
           .a(SW[4]),
           .b(SW[0]),
           .cin(SW[9]),
89
           .s(LEDR[0]),
90
           .cout(cable[0])
91
      );
92
93
      fullAdder FA2(
94
           .a(SW[5]),
           .b(SW[1]),
           .cin(cable[0]),
97
           .s(LEDR[1]),
98
           .cout(cable[1])
99
      );
100
01
      fullAdder FA3(
02
           .a(SW[6]),
           .b(SW[2]),
04
           .cin(cable[1]),
05
           .s(LEDR[2]),
06
           .cout(cable[2])
107
      );
08
09
      fullAdder FA4(
10
           .a(SW[7]),
11
           .b(SW[3]),
12
           .cin(cable[2]),
113
           .s(LEDR[3]),
14
           .cout(LEDR[4])
115
      );
116
17 endmodule
module fullAdder(a, b, cin, s, cout);
      input a;
20
      input b;
121
```

```
input cin;
output s;
output cout;

assign s = a^b^cin;
assign cout = (a & b) | (cin & (a^b));

endmodule
```

3. Simulate your circuit with ModelSim for a variety of input settings, ensuring the output waveforms are correct. You must include screenshots of output waveforms as part of your pre-lab.

