

Modular Verification of SPARCV8 Code

Junpeng Zha¹ and Xinyu Feng²

¹ School of Computer Science and Technology
University of Science and Technology of China
jpzha@mail.ustc.edu.cn

² State Key Laboratory for Novel Software Technology
Nanjing University
xyfeng@nju.edu.cn

Abstract. Inline assembly code is common in system software to interact with the underlying hardware platforms. Safety and correctness of the assembly code is crucial to guarantee the safety of the whole system. In this paper we propose a practical Hoare-style program logic for verifying SPARC assembly code. The logic supports modular reasoning about the main features of SPARCV8 ISA, including delayed control transfers, delayed writes to special registers, and register windows. We have successfully applied it to verify a context switch module in a realistic embedded OS kernel. All of the formalization and proofs have been mechanized in Coq.

1 Introduction

Operating system kernel is the most foundational software of computer systems. Because of a number of interactions with hardware existence, many important components in OS kernel are built by low-level assembly code, like context switch, trap enable/disable and so on. However, current OS kernel verification [?, ?, ?] works either skip or do not present a program logic for the assembly code verification. And the existing efforts for assembly code verification like PCC [?] and TAL [?, ?] usually care about addressing the safety properties of programs, instead of their functional behavior. In this paper, we present a novel and practical Hoare-style program logic for SPARCV8 code [?]. Our logic is designed on a realistically modelled machine code and supports modular, local, function call/return, and main features of SPARCV8 code verification.

SPARC (Scalable Processor ARChitecture) is a CPU instruction set architecture with high-performance and great flexibility [?]. It has been widely used in various processors for workstations, embedded system, and space mission. Designing a practical Hoare-style program logic for SPARCV8 code isn't an easy work because we will meet many challenges as following :

- SPARCV8 has some special features which are different with other assembly language. (1) SPARCV8 uses the “register windows” mechanism to reduce the cost of context saving and restoring, instead of operating on memory directly.




Fig. 1. Three Call Conventions in SPARCV8

- (2) There are some delayed control-transfer instructions in SPARCV8, which means that the executing of these instruction will not cause control transfer immediately, but delayed one cycle. (3) Writing special register operation **wr** in SPARCV8 is “delayed-write”. The write operation will update the value of target special register after the execution of some instructions following **wr**. We have to consider those features in program logic designing.
- Stack based operations like call/return are difficult to verify in low-level assembly code, because of a lack of structure. A function in low-level assembly code may be composed by multiple code blocks. It proposes some challenges to judge when the verified function’s postcondition will hold especially current function may call another one. It answers why most previous works on assembly code verification [?, ?] view call/return as the first-class code point. In SPARCV8, the delayed control-transfer mechanism makes the call convention richer and more flexible than other assembly code, The programs in Fig. 1 are three common function call conventions in SPARCV8. And how to handle them in a uniform method provides a new challenge for us.
 - Lacking structure of assembly code also present another problem for establishing soundness. Related work like CAP [?] and SCAP [?] establish the soundness following a syntactic approach of proving type soundness which says that a verified program will never abort. Giving a semantic approach to establish the soundness will be difficult because of the requirement to link multiple code blocks together.

In this paper, we propose a novel and practical Hoare-style program logic for a realistically modelled machine code, SPARCV8. We not only solve the challenges above, but also show its application in verifying a key module in OS kernel, context switch. To summarize, our work makes the following contributions :

- We present a program logic that has been designed to fit on accurate models of SPARCV8 language, so that we can verify the SPARCV8 program modularly. We does not only care about the safety property of the SPARCV8

codes in our work, but also their functional behavior. Our logic can support main features of SPARCV8 code, including delayed control-transfer, register windows, and delayed-write.

- Our logic supports the function call verification. The inference rule designed for instruction `call` is general, and require as little restrictions as possible for caller and callee. The inference rule for instruction `call` can verify these three most common call conventions shown in Fig. 1 in a uniform way.
- We establish the soundness of our logic by a semantic approach in our work and prove that our logic is sound by Coq proof assistant [?]. We develop a semantics for each inference rule in our logic, and make an important conclusion that a function implemented in SPARCV8 will satisfy its specification if each block code composing it can be checked by our logic.
- We design an assertion language in our work. Our assertion language does not only provide a form to describe registers, memory values in program state, but also define a new assertion $[n]p$ which means the predicate p will hold after n cycles. We will introduce that there is a delay list in SPARCV8 code program state in order to record the delayed write operation. This assertion will let us do not have to expose the detail of the state of delay list and the operation of `exe_delay`, which will do in each cycle, in our predicate.
- Context switch is an important component in OS kernel. Most of context switch programs are implemented in assembly code because of the requirement to assess registers and stack. We prove the correctness of the context switch module in a realistic embedded OS kernel ¹, and achieve good ratio (around 16:1) of Coq proof scripts to verified SPARCV8 code. This work presents that our logic is useful and can check realistic SPARCV8 code easily and conveniently.

In the rest of paper, we first introduce the background of our work and give an overview of our approach. We present the program model and operational semantics of SPARCV8 program in Sec. 3. Then we define the program logic in Sec. 4, including the inference rules and soundness proof. Sec. 5 gives an actual application of our logic to verify a realistic context switch module in an embedded OS kernel. Finally, we discuss more related work and conclusion in Sec. 6.

2 Background and Our Approach

In this section, we give an overview of SPARCV8 instruction set and some important works [?, ?] on assembly code verification (Yu *et al.* 2003, Feng *et al.* 2006). Then we will show our approach to design the program logic for SPARCV8 code.

¹ We can't publish the source code verified here, because of a confidentiality agreement between OS kernel provider and us

CALLER : ... 1 mov 1, %o0 2 call ChangeY 3 save %sp, -64, %sp 4 mov %o0, %l0 ...	ChangeY : 5 rd Y, %l0 6 wr %i0, 0, Y 7 nop 8 nop 9 nop 10 restore %l0, 0, %o0 11 retl 12 nop
---	---

Fig. 2. An Example for SPARC Code

2.1 An Overview of SPARCv8

SPARC is a RISC instruction set architecture (ISA) originally developed by Sun Microsystems. It provides exceptionally high execution rates and low power consumption and has a range of applications, including scientific/engineer, programming, real-time, and commercial [?]. Here list some principle features that we have to consider in our logic designing for SPARCv8 :

- *Register Windows.* SPARCv8 uses register windows and window rotation mechanism to avoid saving context in stack directly and achieve high performance and a significant reduction in context management.
- *Delayed Control-Transfer.* SPARCv8 has two program counters pc and npc. Control-transfer instructions in SPARCv8 will change npc instead of pc to target point and cause the control transfer occurring delayed one cycle.
- *Delayed-write.* The write special register instruction **wr** is delayed-write instruction. They may take until completion of some instructions following **wr** to consummate their write operation.

We use a simple example (see Fig. 2) to interpret these three features. The following function **CALLER** calls the function **ChangeY** which updates the value of the special register Y and returns its original value.

The function **ChangeY** requires one input parameter as the new value for special register Y. The **CALLER** calls function **ChangeY** at line 2, and pc and npc point to line 2 and 3 at this moment. The instruction call change the value of pc to npc and let npc points to **ChangeY** at line 5 which means the control-flow will not transfer to **ChangeY** in the current cycle but in the next cycle after the instruction following the call completion. We call it “delayed control-transfer”.

SPARCv8 program won’t save current context when occurring function call. It use instruction **save** (at line 3) to save the current context and **restore** (at line 10) to restore the saved context. 32 general registers have been split into four logic parts as global ($r_0 \sim r_7$), out ($r_8 \sim r_{15}$), local ($r_{16} \sim r_{23}$) and in ($r_{24} \sim r_{31}$) registers. Out, local and in registers compose the current register window and only local registers are private resource for current context. In and out registers are shared with adjacent register windows for parameters passing. To achieve more efficiency, the instruction **save** will not save the context to stack

in memory, but do a window rotation to next window instead. After window rotation caused by `save` instruction, original parts of local and in registers will not in current window, and original out registers still in current window as in registers for parameters passing between two adjacent window. The operation of `restore` is inverse.

At line 6, the instruction `wr` hope to update the value of special register Y by the result of “`%i0 xor 0`”. The write operation will not make an effect to program state until the completion of the third instruction at line 9 following the `wr` and this feature is “delayed-write”.

2.2 SCAP

SCAP [?] (Feng *et al.* 2007) is an extension of original assembly code verification work, CAP [?]. In CAP framework, programs in code heap are viewed as separately basic code blocks, and each basic code block can be checked independently. However, CAP only makes sure that the program verified will not get stuck and views function call/return just as first-class code pointers.

Stack operations like function call/return and exception handlers are very hard to reason about, because the lack of structure of assembly code makes us difficult to track their restricted scope. SCAP supports stack-based controls by capturing the invariant which can be viewed as a chain of valid return pointers at each program point. The local guarantee g in SCAP can be regarded as a specification to describe the function of an assembly code function. The CALL and RET rules in SCAP are shown below :

$$\begin{array}{c}
 \mathbf{f}, \mathbf{f}_{ret} \in dom(\Psi) \quad (p', g') = \Psi(\mathbf{f}) \quad (p'', g'') = \Psi(\mathbf{f}_{ret}) \\
 \forall H, R. p(H, R) \rightarrow p'(H, R\{\$ra \rightsquigarrow \mathbf{f}_{ret}\}) \\
 \forall H, R, S'. p(H, R) \rightarrow g'(H, R\{\$ra \rightsquigarrow \mathbf{f}_{ret}\}) S' \rightarrow \\
 \quad (p'' S' \wedge (\forall S''. g' S' S'' \rightarrow g(H, R) S'')) \\
 \forall S, S'. g' S S' \rightarrow S.R(\$ra) = S'.R(\$ra) \\
 \hline
 \Psi \vdash \{(p, g)\} \mathbf{jal} \mathbf{f}, \mathbf{f}_{ret} \quad (\mathbf{CALL}) \\
 \\
 \frac{\forall S. p S \rightarrow g S S}{\Psi \vdash \{(p, g)\} \mathbf{jr} \$ra} \quad (\mathbf{RET})
 \end{array}$$

The instruction `jal` change the control-flow to function \mathbf{f} , save the return point in register ra , and will return to point \mathbf{f}_{ret} after function \mathbf{f} execution finish. The **CALL** rule makes sure that (1) the current function can resume its execution after \mathbf{f} return, (2) there is still a specification g'' satisfying the resume execution of current function, and (3) function \mathbf{f} will reinstate the return code point saved in $\$ra$ when it returns. The most interesting thing is that we do not need any knowledge about the return address $\$ra$ in precondition p . Because the invariant mentioned before makes sure the return address is a valid one.

2.3 Our Approach

As in CAP and SCAP, we also split programs in code heap into separated code blocks, so that we can check each block independently, and use the inspiration

that SCAP provides to certify function call/return in SPARCV8 code. Instead of using local guarantee g , we use precondition p and postcondition q as the function specification, which is similar with traditional hoare logic. The instruction `call` is viewed as the point that control-flow transfers to the specific function and `retl` instruction is treated as the end of current function.

We do the following works to make our logic support the features of SPARCV8 code. (1) The instruction following control-transfer instructions (excluding `call` and conditional control-transfer) is regarded as the end of code block, in order to handle delayed control-transfer and achieve modularity in verification. (2) We define a new assertion $[n]p$ which means the condition p will hold after n cycles to solve delayed-write of special registers writing. When meeting `wr` instruction like “`wr r1, r2, rsp`”, the state of special register `rsp` will be the form of “ $[3]rsp \mapsto a$ ” (a is the value of “`r1 xor r2`”). The delay time recorded in “ $[-]$ ” will reduce one after execution of each instruction following `wr`. The assertion $[n]p$ describe a state that we are not certainly knowing currently, but will satisfy assertion p after n cycles.

Discarding the syntactic approach for soundness definition in CAP and SCAP, we present a semantic approach to establish soundness. We will elaborate the semantics of well-formed code heap, well-formed instruction sequence and well-formed instruction in Sec. 4.3. We also prove the below corollary that if each instruction sequence of a function satisfying the soundness definition, then we get that the function can execute safely from a state satisfying p , and will satisfy q at its return point :

$$\frac{\Psi \models \{(p, q)\} \text{pc} : C[\text{pc}] \quad S \models p \quad \Psi \subseteq \Psi' \quad \Psi \models C : \Psi'}{\forall n. \text{safety}^n(C, S, \text{pc}, \text{pc} + 4, q, 0)}$$

The frame rule (with some side conditions elided) which many other assembly code verification framework like CAP and SCAP do not give, as shown below, supports local reasoning of instruction sequence. Here, the assertion p_r describes a part of state that the verification work doesn't care about.

$$\frac{\Psi \vdash \{(p, q)\} \text{f} : \mathbb{I}}{\Psi \vdash \{(p * p_r, q * p_r)\} \text{f} : \mathbb{I}}$$

3 Modeling

We introduce our program model in this section. We first give a whole recognition of SPARCV8 instruction set to readers by introducing the machine state, then, we describe some details about registers, frame list and delay list following.

3.1 Program Model

The machine model and syntax of SPARCV8 language are defined in Fig. 3. SPARCV8 program can be viewed as a composition of code heap, machine state,

(Prog)	P	$::= (C, S, pc, npc)$	(CodeHeap)	C	$::= \{f \rightsquigarrow c\}^*$
(State)	S	$::= (M, Q, D)$	(RState)	Q	$::= (R, F)$
(Memory)	M	$\in \text{Address} \rightarrow \text{Word}$	(ProgCount)	pc, npc	$\in \text{Word}$
(OpExp)	o	$::= r \mid w$	(AddrExp)	a	$::= o \mid r + o$
(Value)	w, v, w_{id}	$\in \text{Integer}$			
(Command)	c	$::= i \mid \text{call } f \mid \text{jmp1 } a \ r_d \mid \text{ret1} \mid \text{be } f$			
(SimpIns)	i	$::= \text{ld } a \ r_d \mid \text{st } r_s \ a \mid \text{nop} \mid \text{save } r_s \ o \ r_d \mid \text{restore } r_s \ o \ r_d \mid$ $\text{add } r_s \ o \ r_d \mid \text{rd } sr \ r_d \mid \text{wr } r_s \ o \ sr \mid \dots$			
(InstrSeq)	\mathbb{I}	$::= i; \mathbb{I} \mid \text{jmp1 } a \ r_d; i \mid \text{call } f; i; \mathbb{I} \mid \text{ret1}; i \mid \text{be } f; i; \mathbb{I}$			

Fig. 3. Machine States and Language for SPARCV8 Code

(RegFile)	R	$\in \text{RegName} \rightarrow \text{Word}$	(RegName)	rn	$::= r \mid psr \mid sr$
(GenReg)	r	$::= r_0 \mid \dots \mid r_{31}$	(PsrReg)	psr	$::= n \mid z \mid v \mid c \mid cwp$
(SpeReg)	sr	$::= wim \mid Y \mid asr \mid \dots$	(AsrReg)	asr	$::= asr_0 \mid \dots \mid asr_{31}$
(FrameList)	F	$::= \text{nil} \mid fm :: F$	(Frame)	fm	$::= [w_0, \dots, w_7]$
(DelayList)	D	$::= \text{nil} \mid d :: D$			
(DelayItem)	d	$::= (t, sr, w)$	(DelayCycle)	t	$\in \{0, 1, \dots, X\}$

Fig. 4. Register File, Frame List and DelayList

pc and npc . Code heap C is a partial function from labels f to commands c . Label is a 32-bit integer as an address where the commands are saved. Commands in SPARCV8 can be classified into two categories. The first is simple instruction i whose execution will not cause control-transfer. The other is the control-transfer instruction like `call`, `jmp1` and so on.

Program state S consists of three parts : memory state M , register state Q which is a pair of register file R and frame list F , and delay list D . We elaborate R, F, D in Fig. 4. Register file R is a partial map from register name (RegName) to word. RegName includes general registers r , processor state register psr and special registers sr . The processor state register psr contains the integer condition codes fields n, z, v and c , which can be modified by the arithmetic and logical instructions and used for the judgment of conditional control-transfer, and cwp recording the identity of the current window. Register windows and delayed-write are significant features in SPARCV8. We define frame list and delay list in program model, in order to describe these mechanism formally.

Frame List. We define frame list F in order to describe the feature of register windows in SPARCV8. SPARCV8 uses register windows to reduce the time of context management. When there is a requirement to save/restore context, SPARCV8 will do window rotation instead of saving/restoring context into stack directly. The register windows mechanism can be viewed as a data structure of circular finite stack as showing in Fig. 5. 32 general registers are split into four parts as global ($r_0 \sim r_7$), out ($r_8 \sim r_{15}$), local ($r_{16} \sim r_{23}$) and in ($r_{24} \sim r_{31}$) registers. Out, local and in registers compose the current register window and only local registers are private resource for current context. In and out registers of a window are shared with its adjacent windows for parameters passing. We introduce the process of window rotation by Fig. 5. In Fig. 5, the number of




Fig. 5. Register Windows (Figure taken from [?])

register windows is eight, and the identities of windows are presented from w_0 to w_7 . We can find that each window's in and out registers are shared with its adjacent windows. For example, the in registers of the w_0 is the out registers of the w_1 , and the out registers of the w_0 is the in registers of the w_7 . The value of **cwp** presents the identity of the current window. Supposing the current window is w_0 , the execution of **save** will let window w_7 become the current window. The out registers of w_0 become the in registers of w_7 . The local and in registers of window w_0 will not be in the current window, just as being saved.

The execution of instructions **save**, **restore** and **rett** (trap existence instruction) and trap occurring will let the window rotate as shown in Fig. 5. Instruction **save** and trap occurring will change the identity of the current window from w_{id} to **pre_cwp**(w_{id}), and the instruction **restore** and **rett** will modify the identity of the current window from w_{id} to **post_cwp**(w_{id}). The operation of **pre_cwp**(w_{id}) and **post_cwp**(w_{id}) can be formally defined as :

$$\begin{aligned} \mathbf{pre_cwp}(w_{id}) &\triangleq (w_{id} + N - 1) \% N \\ \mathbf{post_cwp}(w_{id}) &\triangleq (w_{id} + 1) \% N \end{aligned}$$

where N is the number of register windows.

The contents of the current window are presented in general registers by `out`, `local` and `in` registers, and we use frame list F to present the contents of other windows, shown in Fig. 6. The definition of frame and frame list is presented in Fig. 4. A frame is an array that contains 8 words, and a frame list is a list of frames and its length is $2N - 3$ (where N is the number of register windows). Supposing the contents of `out`, `local` and `in` registers are fm_o , fm_l and fm_i and the frame list is F , the register windows can be presented as $fm_o :: fm_l :: fm_i :: F$ formally.




Fig. 6. Using Frame List to Present Register Windows in SPARC

Delay List. Delay list D , which is a list of delay item d , is used to save delayed-write operations caused by instruction `wr`. Because the execution of instruction `wr` will not update the target special register immediately, we put the operation of writing it as a delay item into the delay list. DelayItem d is a triple consisting of the remaining cycles c to be delayed, the target special register `sr` and the value w to be written.

Instruction sequence \mathbb{I} is a sequence of commands. We restrict that a delayed control-transfer instruction must following a simple instruction `i` here, because the actual control-transfer occurring after `i` execution. And `jmp1` following a simple instruction `i`, and return command `ret1` following a simple instruction `i` are viewed as the end of instruction sequence in our work. We define $C[f]$ to extract an instruction sequence starting from f in C below.

$$C[f] = \begin{cases} i; \mathbb{I} & C(f) = i \text{ and } C[f + 4] = \mathbb{I} \\ c; i & c = C(f) \text{ and } c = \text{jmp1 } a \text{ } r_d \text{ or } \text{ret1} \\ & \text{and } C(f + 4) = i \\ c; i; \mathbb{I} & c = C(f) \text{ and } c = \text{call } f \text{ or } \text{be } f \\ & \text{and } C(f + 4) = i \text{ and } C[f + 8] = \mathbb{I} \\ \text{undefined} & \text{otherwise} \end{cases}$$

The code block shown below are all satisfying our requirements for legal instruction sequences. Defining instruction sequence in this form let us achieve

modularity in our verification work, so that we can check each instruction sequence independently.

<code>mov</code>	<code>1, %o0</code>	<code>save</code>	<code>%sp, -64, %sp</code>
<code>call</code>	<code>ChangeY</code>	<code>add</code>	<code>%i0, %i1, %l7</code>
<code>save</code>	<code>%sp, -64, %sp</code>	<code>add</code>	<code>%l7, %i2, %l7</code>
<code>mov</code>	<code>%o0, %l0</code>	<code>restore</code>	<code>%g0, %g0, %g0</code>
<code>jmp1</code>	<code>%g3, %g0</code>	<code>retl</code>	
<code>nop</code>		<code>nop</code>	

3.2 Operational Semantics

We define the operation semantics of SPARCV8 with multiply layers. We just select a part of transition rules in Fig. 7 to give readers a whole recognition for SPARCV8 program execution because of the space limitation. As shown in Fig. 7, we define the operational semantics with four layers. As for the first layer Program Transition, we can see that a step of SPARCV8 program transition can be split into two steps. First, the operation **exe_delay** check each element in delay list, remove the delay items whose delay cycles are 0 and write the value recorded in them to specific special register. Second, the instruction that pc points executes. We define **exe_delay** simply as following.

$$\mathbf{exe_delay}(R, D) \triangleq \begin{cases} (R, D) & D = \text{nil} \\ (R'\{\mathbf{sr} \rightsquigarrow w\}, D'') & D = (0, \mathbf{sr}, w) :: D', \\ & (R', D'') = \mathbf{exe_delay}(R, D') \\ (R', (n-1, \mathbf{sr}, w) :: D'') & D = (n, \mathbf{sr}, w) :: D', n > 0, \\ & (R', D'') = \mathbf{exe_delay}(R, D') \end{cases}$$

The second layer Control Transfer Instruction Transition describes the change of pc and npc for each SPARCV8 instruction execution. Transition rules for control-transfer instructions (e.g., **jmp1**, **call**, **retl**) are defined in this layer. We can see that delayed control-transfer instructions like **jmp1** will change npc instead of pc to target, set original npc to pc and cause the control transfer delayed one cycle. The instruction **retl** and **ret** are two common instructions in SPARCV8, which are used for function return. The instruction **retl** returns to the address of $\mathbf{f} + 8$ (where $R(\mathbf{r}_{15}) = \mathbf{f}$). However, the address used for return for instruction **ret** is saved in \mathbf{r}_{31} . The reason can be achieved obviously by the three common call conventions we enumerate in Fig. 1. We can see that **retl** and **ret** are used for different call conventions. The instruction **ret** is used for the situation that executes a instruction **save** when occurring function call. The instruction **call** stores its label in register \mathbf{r}_{15} , and instruction **save** will let the original \mathbf{r}_{15} become \mathbf{r}_{31} of the new window by window rotation.

Instruction **save**, **restore** and **wr** are different with the other simple instructions because they may change the state of frame list and delay list. And we present their transition in the third layer. The rule for instruction **wr** tells us that the SPARCV8 set the write operation in delay list instead of updating the value of target special register **sr** immediately. The operation of **set_delay**(sr, w, D)

$$\frac{\text{exe_delay}(R, D) = (R', D') \quad C \vdash ((M, (R', F), D'), \text{pc}, \text{npc}) \circ \longrightarrow ((M', (R'', F'), D''), \text{pc}', \text{npc}')}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \mapsto ((M', (R'', F'), D''), \text{pc}', \text{npc}')}$$

(a) Program Transistion

$$\frac{C(\text{pc}) = \text{jmp1 a r}_d \quad \llbracket \mathbf{a} \rrbracket_R = \mathbf{f} \quad \mathbf{word_align}(\mathbf{f}) \quad \mathbf{r}_d \in \text{dom}(R)}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \longrightarrow ((M, (R\{\mathbf{r}_d \rightsquigarrow \text{pc}\}, F), D), \text{npc}, \mathbf{f})}$$

$$\frac{C(\text{pc}) = \text{call f} \quad \mathbf{r}_{15} \in \text{dom}(R)}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \longrightarrow ((M, (R\{\mathbf{r}_{15} \rightsquigarrow \text{pc}\}, F), D), \text{npc}, \mathbf{f})}$$

$$\frac{C(\text{pc}) = \text{ret1} \quad R(\mathbf{r}_{15}) = \mathbf{f}}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \longrightarrow ((M, (R, F), D), \text{npc}, \mathbf{f} + 8)}$$

$$\frac{C(\text{pc}) = \text{ret} \quad R(\mathbf{r}_{31}) = \mathbf{f}}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \longrightarrow ((M, (R, F), D), \text{npc}, \mathbf{f} + 8)}$$

(b) Control Transfer Instruction Transition

$$\frac{(M, R) \xrightarrow{i} (M', R')}{(M, (R, F), D) \bullet \xrightarrow{i} (M', (R', F), D)} \quad \frac{R(\mathbf{r}_s) = v_1 \quad \llbracket \mathbf{o} \rrbracket_R = v_2 \quad w = v_1 \mathbf{xor} v_2 \quad \mathbf{sr} \in \text{dom}(R) \quad D = \text{set_delay}(\mathbf{sr}, w, D)}{(M, (R, F), D) \bullet \xrightarrow{\text{wr } \mathbf{r}_s \circ \mathbf{sr}} (M, (R, F), D')}$$

$$\frac{\mathbf{dec_win}(R, F) = (R', F') \quad \llbracket \mathbf{o} \rrbracket_R = v \quad R'' = R'\{\mathbf{r}_d \rightsquigarrow \llbracket \mathbf{r}_s \rrbracket_R + v\}}{(M, (R, F), D) \bullet \xrightarrow{\text{save } \mathbf{r}_s \circ \mathbf{r}_d} (M, (R'', F'), D)}$$

$$\frac{\mathbf{inc_win}(R, F) = (R', F') \quad \llbracket \mathbf{o} \rrbracket_R = v \quad R'' = R'\{\mathbf{r}_d \rightsquigarrow \llbracket \mathbf{r}_s \rrbracket_R + v\}}{(M, (R, F), D) \bullet \xrightarrow{\text{restore } \mathbf{r}_s \circ \mathbf{r}_d} (M, (R'', F'), D)}$$

(c) Save, Restore and Wr instruction Transition

$$\frac{R(\mathbf{sr}) = v \quad \mathbf{r}_d \in \text{dom}(R)}{(M, R) \xrightarrow{\text{rd sr } \mathbf{r}_d} (M, R\{\mathbf{r}_d \rightsquigarrow v\})} \quad \frac{R(\mathbf{r}_s) = v_1 \quad \llbracket \mathbf{o} \rrbracket_R = v_2 \quad \mathbf{r}_d \in \text{dom}(R)}{(M, R) \xrightarrow{\text{add } \mathbf{r}_s \circ \mathbf{r}_d} (M, R\{\mathbf{r}_d \rightsquigarrow v_1 + v_2\})}$$

$$\frac{\llbracket \mathbf{a} \rrbracket_R = w \quad \mathbf{word_align}(w) \quad M(w) = v \quad \mathbf{r}_d \in \text{dom}(R)}{(M, R) \xrightarrow{\text{ld a } \mathbf{r}_d} (M, R\{\mathbf{r}_d \rightsquigarrow v\})}$$

(d) Simple Instruction Transition

Fig. 7. Selected Operational Semantics

is defined as following, where X ($0 \leq X \leq 3$) is the delay cycle whose specific value is implementation dependently :

$$\mathbf{set_delay}(\mathbf{sr}, w, D) \triangleq (X, \mathbf{sr}, w) :: D$$

The execution of instruction **save** and **restore** will cause the window rotation, so that will change the state of Frame List F . The operation **dec_win**(R, F) describe that, if previous window is valid, we will do a right rotation for register windows by **right_win**(R, F). As for instruction **restore**, it will change the reg-

$$\begin{aligned}
\text{dec_win}(Q) &\triangleq \begin{cases} \text{right_win}(Q) & \text{if } \text{win_valid}(\text{pre_cwp}(R(\text{cwp})), R) \\ \perp & \text{otherwise} \end{cases} \\
&\quad \text{where } Q = (R, F) \\
\text{right_win}(Q) &\triangleq \text{let } (F', l) := \text{right}(F, \text{fetch}(R)) \text{ in} \\
&\quad \text{let } R' = \text{replace}(l, R) \text{ in } (R' \{ \text{cwp} \rightsquigarrow \text{pre_cwp}(R(\text{cwp})) \}, F') \\
&\quad \text{where } Q = (R, F) \\
\text{inc_win}(Q) &\triangleq \begin{cases} \text{left_win}(Q) & \text{if } \text{win_valid}(\text{post_cwp}(R(\text{cwp})), R) \\ \perp & \text{otherwise} \end{cases} \\
&\quad \text{where } Q = (R, F) \\
\text{left_win}Q &\triangleq \text{let } (F', l) := \text{left}(F, \text{fetch}(R)) \text{ in} \\
&\quad \text{let } R' = \text{replace}(l, R) \text{ in } (R' \{ \text{cwp} \rightsquigarrow \text{post_cwp}(R(\text{cwp})) \}, F') \\
&\quad \text{where } Q = (R, F) \\
\text{fetch}(R) &\triangleq (R[\mathbf{r}_8, \dots, \mathbf{r}_{15}], R[\mathbf{r}_{16}, \dots, \mathbf{r}_{23}], R[\mathbf{r}_{24}, \dots, \mathbf{r}_{31}]) \\
\text{right}(F, lw) &\triangleq (\text{fm}_l :: \text{fm}_i :: F', (\text{fm}_1, \text{fm}_2, \text{fm}_o)) \\
&\quad \text{where } F = F' \circ \text{fm}_1 \circ \text{fm}_2, lw = (\text{fm}_o, \text{fm}_l, \text{fm}_i) \\
\text{left}(F, lw) &\triangleq (F' \circ \text{fm}_o \circ \text{fm}_l, (\text{fm}_i, \text{fm}_1, \text{fm}_2)) \\
&\quad \text{where } F = \text{fm}_1 :: \text{fm}_2 :: F', lw = (\text{fm}_o, \text{fm}_l, \text{fm}_i) \\
\text{replace}(lw, R) &\triangleq R\{\mathbf{r}_8, \dots, \mathbf{r}_{15}\} \rightsquigarrow \text{fm}_o \{ \mathbf{r}_{16}, \dots, \mathbf{r}_{23} \} \rightsquigarrow \text{fm}_l \{ \mathbf{r}_{24}, \dots, \mathbf{r}_{31} \} \rightsquigarrow \text{fm}_i \} \\
&\quad \text{where } lw = (\text{fm}_o, \text{fm}_l, \text{fm}_i) \\
R[\mathbf{r}_i, \dots, \mathbf{r}_{i+7}] &\triangleq [R(\mathbf{r}_i), \dots, R(\mathbf{r}_{i+7})] \\
R\{\mathbf{r}_i, \dots, \mathbf{r}_{i+7}\} \rightsquigarrow \text{fm} &\triangleq R\{\mathbf{r}_i \rightsquigarrow w_0\} \dots \{\mathbf{r}_{i+7} \rightsquigarrow w_7\} \\
&\quad \text{where } \text{fm} = [w_0, \dots, w_7] \\
\text{win_valid}(w_{id}, R) &\triangleq 2^{w_{id}} \& R(\mathbf{wim}) = 0
\end{aligned}$$

Fig. 8. Auxiliary Definitions for Instruction **save** and **restore**

ister window by **inc_win**(R, F), which will do a left rotation by **left_win**(R, F) for register window. The auxiliary definitions for operational semantics of **save** and **restore** are shown in Fig. 8.

The last layer is designed for some simple instructions, whose executions only touch memory and register file.

4 Program Logic

In this section, we introduce the assertion language and program logic designed for SPARCV8 program. We will elaborate how our logic handles the features of SPARCV8 in detail. Finally, we will present our semantic approach for establishing soundness.

$$\begin{aligned}
(Asrt) \quad p, q &\triangleq pa \mid p \wedge q \mid p \vee q \mid p * q \mid \forall x. p \mid \exists x. p \mid p \downarrow \\
(AtomAsrt) \quad pa &\triangleq \text{emp} \mid l \mapsto w \mid \mathbf{a} =_a w \mid \mathbf{o} = w \mid rn \mapsto w \mid [n]\mathbf{sr} \mapsto w \mid \\
&\quad \langle p \rangle \mid \{\mathbf{cwp} = w_{id}, F\} \mid \text{true} \mid \text{false} \mid \dots
\end{aligned}$$

Fig. 9. Syntax of Assertions

$$\begin{aligned}
S \models \text{emp} &\triangleq S.M = \emptyset \wedge S.Q.R = \emptyset \\
S \models l \mapsto v &\triangleq S.M = \{l \rightsquigarrow v\} \wedge S.Q.R = \emptyset \\
S \models rn \mapsto v &\triangleq S.Q.R = \{rn \rightsquigarrow v\} \wedge rn \notin \{S.D\}_R \wedge S.M = \emptyset \\
S \models [n]\mathbf{sr} \mapsto v &\triangleq S \models \{n\}\mathbf{sr} \mapsto v \vee \dots \vee S \models \{0\}\mathbf{sr} \mapsto v \vee S \models \mathbf{sr} \mapsto v \\
S \models \{n\}\mathbf{sr} \mapsto v &\triangleq (n, \mathbf{sr}, v) \in S.D \wedge \text{dom}(R) = \{\mathbf{sr}\} \wedge \mathbf{noDup}(\mathbf{sr}, \{S.D\}) \wedge S.M = \emptyset \\
S \models \{\mathbf{cwp} = w_{id}, F\} &\triangleq S \models \mathbf{cwp} \mapsto w_{id} \wedge S.Q.F = F \\
S \models \mathbf{a} =_a w &\triangleq \llbracket \mathbf{a} \rrbracket_{S.Q.R} = w \wedge \mathbf{word_align}(w) \\
S \models \mathbf{o} = w &\triangleq \llbracket \mathbf{o} \rrbracket_{S.Q.R} = w \\
S \models p \downarrow &\triangleq \exists R', D'. \mathbf{exe_delay}(R', D') = (S.Q.R, S.D) \wedge S|_{R', D'} \models p \\
S \models p_1 * p_2 &\triangleq \exists S_1, S_2. S_1 \models p_1 \wedge S_2 \models p_2 \wedge S = S_1 \uplus S_2 \\
S \models \langle p \rangle &\triangleq p \wedge S \models \text{emp} \\
S_1 \uplus S_2 &\triangleq \begin{cases} (M_1 \cup M_2, (R_1 \cup R_2, F), D) & \text{if } M_1 \perp M_2 \wedge R_1 \perp R_2 \wedge \\ & S_1 = (M_1, (R_1, F), D) \wedge S_2 = (M_2, (R_2, F), D) \\ \text{undefined} & \text{otherwise} \end{cases} \\
\{D\}_R &\triangleq \begin{cases} \{\mathbf{sr}\} \cup \{D'\}_R & \text{if } D = (n, \mathbf{sr}, w) :: D' \\ \emptyset & \text{if } D = \emptyset \end{cases} \quad \mathbf{noDup}(\mathbf{sr}, lr) \triangleq \mathbf{sr} \notin lr \setminus \{\mathbf{sr}\} \\
S|_{R', D'} &\triangleq (S.M, (R', S.Q.F), D') \\
\llbracket \mathbf{o} \rrbracket_R &\triangleq \begin{cases} R(r) & \text{if } \mathbf{o} = r \\ w & \text{if } \mathbf{o} = w, \\ & -4096 \leq w \leq 4095 \\ \perp & \text{otherwise} \end{cases} \quad \llbracket \mathbf{a} \rrbracket_R \triangleq \begin{cases} \llbracket \mathbf{o} \rrbracket_R & \text{if } \mathbf{a} = \mathbf{o} \\ v_1 + v_2 & \text{if } \mathbf{a} = r + \mathbf{o} \text{ and } R(r) = v_1 \\ & \text{and } \llbracket \mathbf{o} \rrbracket_R = v_2 \\ \perp & \text{otherwise} \end{cases}
\end{aligned}$$

Fig. 10. Semantics of Assertions

4.1 Assertion Language

Our assertion language is shown in Fig. 9. And the semantics of some of them are presented in Fig. 10.

Assertion emp says that the memory and register file are both empty. $l \mapsto v$ specifies a singleton memory cell with value v stored in address l . $rn \mapsto v$ says that there is only one cell in register file that maps the register name rn to value v and rn is not in delay list. We use assertion $\{\mathbf{cwp} = w_{id}, F\}$ to describe the state of window registers, which means the frame list in current state is F and the identity of current window is w_{id} . The assertion $\mathbf{a} =_a w$ holds under a state S if the evaluation of the address expression \mathbf{a} whose definition is shown in Fig. 4 is integer w , and w is four bytes alignment by $\mathbf{word_align}(w)$. A state

S satisfies $\mathbf{o} = w$ if the evaluation of expression \mathbf{o} , which is either a register r or an integer, is w under the state S .

The most novel assertion here is $[n]\mathbf{sr} \mapsto v$. It describes a cell for special register \mathbf{sr} in register file. However, the specific value stored in \mathbf{sr} is not known. We can just infer that the value of \mathbf{sr} will certainly be v after n cycles. So, the current state of special register \mathbf{sr} may be either a delay item (t, \mathbf{sr}, w) , where $0 \leq t \leq n$, in delay list D , or not in delay list and $\mathbf{sr} \mapsto v$ holding. Here, we just permit at most one delay item for a specific special register \mathbf{sr} in delay list at each moment. Because the concrete delayed time is implementation dependently, and programmer usually do not touch the target special register after instruction \mathbf{wr} , only if they can make sure that the write operation has already effected on the state of the target special register. By using assertion $[n]\mathbf{sr} \mapsto v$ to describe the state of special register which may be recorded in delay list, we do not have to expose the detail of delay list in our assertion. For example, if there is a delay item (t, \mathbf{sr}, v) in delay list D , we can describe the state of special register as $[n]\mathbf{sr} \mapsto v$ (where $n \geq t$) or $\{t\}\mathbf{sr} \mapsto v$.

The assertion $p \downarrow$ describes a state satisfying assertion p before doing operation **exe_delay**. We require that $p \downarrow$ holds under a state S if there exists a state satisfying assertion p and can change to state S by the execution of **exe_delay**. This assertion plays an important role in our inference rules designing, because the SPARCV8 have to do **exe_delay** in each cycle. If predicate p holds before doing **exe_delay**, the state after executing **exe_delay** can be described simply just as the predicate $p \downarrow$.

Separation conjunction is the most important assertion in Separation Logic [?]. Previous works [?, ?, ?, ?] for assembly code verification just split memory into disjoint parts and register file in their work is a total function. In our work, we define that both memory and register file are partial function. The operation separation conjunction not only splits memory into two disjoint parts, but also register file. We think that this change will make our specification more concise, and let us do not have to consider any side condition about aliases.

4.2 Inference Rules

We define a set of inference rules so that we can check SPARCV8 program mechanized. We start our introduction by presenting the program specification first. The code specification θ and code heap specification Ψ are defined as blow :

$$\begin{aligned} (\text{LogicVL}) \quad & \iota \in \text{list lvar} \\ (\text{SpecPre}) \quad & \text{fp} \in \text{LogicVL} \rightarrow \text{Asrt} \\ (\text{SpecPost}) \quad & \text{fq} \in \text{LogicVL} \rightarrow \text{Asrt} \\ (\text{CdSpec}) \quad & \theta ::= (\text{fp}, \text{fq}) \\ (\text{CdHpSpec}) \quad & \Psi ::= \{\mathbf{f} \rightsquigarrow \theta\}^* \end{aligned}$$

Instead of using a pair of assertions as specification for code block, we define a list of logical variables **LogicVL** as a parameter of code block's pre/postcondition to get connection between initial state and final state. A predicate **fp** specifies the initial state, and the other predicate **fq** describe the state at the return point




Fig. 11. Function Call/Return and Delayed-control-transfer Handling




Fig. 12. Example for Function Specification

of the current function. Fig. 11(a) shows the meaning of our specification (fp, fq) for function f. The code specification Ψ is defined as a finite mapping from code labels to code specifications. Under the definition of our specification, we give a simple example to introduce how to write a specification for a function implemented by SPARCV8 in Fig. 12.

Example of Function Specification. The function shown in Fig. 12 sums the values of registers $\%i_0$, $\%i_1$ and $\%i_2$ together and writes the result into register $\%l_7$. The specification of the function is presented by (fp, fq). Here, we need to describe the state of register r_{15} , which saves the label of occurring function call, in pre/postcondition. However, we don't have to know the concrete value of r_{15} with the inspiration provided by SCAP. Both of pre/postcondition parameter a list of logic variables for getting connection between them. We will find that using a list of logic variables is essential in some situation for writing specification. For example, we can't describe the call point stored in register r_{15}

equally between initial and final state, without the helping of the list of logic variables. The main role of list of logic variables is to describe the same logic variables used both in pre/postcondition.

Fig. 13 shows a part of inference rules in our logic. The top rule **CDHP** is used to check whether a code heap is well-formed. We consider that a code heap is well-formed if all of the code blocks given specifications can be verified by well-formed sequence.

The well-formed instruction sequence is designed for code block checking. The **SEQ** rule will be applied when meeting an instruction sequence starting with a simple instruction i . It tells us that the simple instruction i can be checked by inference rules presented in well-formed instruction and the rest instruction sequence also satisfies well-formed instruction sequence. The precondition for instruction i is not p , but $p \downarrow$, because the **exe_delay** mentioned in Sec. 3.2 will reduce the delay time of delay items in delay list and change the state of register file if a delay item's delay time is zero. The following Lemma. 4.1 makes sure that if predicate p satisfies the current state, then $p \downarrow$ will hold after the execution of **exe_delay**. The proof are straight forward by the semantics of $p \downarrow$.

Lemma 4.1. If $(M, (R, F), D) \models p$, **exe_delay** $(R, D) = (R', D')$, then we get $(M, (R', F), D') \models (p \downarrow)$.

Delayed-control-transfer handling. We present the **CALL** rule and **RET** rule for certifying function call/return. They also show our approach to handle delayed control-transfer feature in SPARCV8, because instruction **call** and **retl** are all delayed control-transfer instructions. Fig 11(b) presents how our logic supports function call/return verification with delayed control-transfer. In Fig. 11(b), we meet the instruction **call** at point A, and our **CALL** rule verifies the instruction **call** and its following instruction i_1 together, because the actual function call in SPARCV8 occurs after the execution of i_1 at point C. The **CALL** rule makes sure that precondition p' of function h will be satisfied after instruction i_1 and the current function can resume executing safely after h returning from point E. The SPARCV8 will save the label f of instruction **call** f' in general register r_{15} . So, we also enforces that the call point saved in r_{15} register will be restored when function h returns, in need of specifying a valid address to return to. The **RET** rule in our logic does not need to know any specific information about r_{15} by the inspiration of the previous work SCAP. The instruction **retl** is also a delayed control-transfer instruction in SPARCV8, and the control transfer returns to the caller occurring after the execution of instruction i_2 following **retl**. So, we still verify the instruction **retl** and its following instruction together. The postcondition of function f will be hold after the execution of instruction i_2 . Here, we do not have to care about the return address. We just have to constrain that the instruction following **retl** does not update the value of r_{15} by **fretSta** $(p \downarrow \downarrow, q)$ (defined in Fig. 14), in order to keep the address saved in r_{15} are equal at the call and return points.

Having two program counters pc and npc makes the SPARCV8 programming more flexible. And the call conventions are richer than other assembly code. Fig.

$$\boxed{\Psi \vdash C : \Psi'} \quad \text{(Well-formed Code Heap)}$$

$$\frac{\text{for all } \mathbf{f} \in \text{dom}(\Psi), \iota : \Psi(\mathbf{f}) = (\text{fp}, \text{fq}) \quad \Psi \vdash \{(\text{fp } \iota, \text{fq } \iota)\} \mathbf{f} : C[\mathbf{f}]}{\Psi \vdash C : \Psi'} \quad \text{(CDHP)}$$

$$\boxed{\Psi \vdash \{(p, q)\} \mathbf{f} : \mathbb{I}} \quad \text{(Well-formed Sequence)}$$

$$\frac{\vdash \{p \downarrow\} \mathbf{i} \{p'\} \quad \Psi \vdash \{(p', q)\} \mathbf{f} + 4 : \mathbb{I}}{\Psi \vdash \{(p, q)\} \mathbf{f} : \mathbf{i}; \mathbb{I}} \quad \text{(SEQ)}$$

$$\frac{\begin{array}{l} \mathbf{f}' \in \text{dom}(\Psi) \quad \Psi(\mathbf{f}') = (\text{fp}, \text{fq}) \quad \Psi \vdash \{(p', q)\} \mathbf{f} + 8 : \mathbb{I} \\ p \downarrow \Rightarrow \mathbf{r}_{15} \mapsto _ * p_1 \quad \vdash \{(\mathbf{r}_{15} \mapsto \mathbf{f} * p_1) \downarrow\} \mathbf{i} \{p_2\} \\ \exists \iota. (p_2 \Rightarrow \text{fp } \iota * p_r) \wedge (\text{fq } \iota * p_r \Rightarrow p') \wedge (\text{fq } \iota \Rightarrow \mathbf{r}_{15} = \mathbf{f}) \end{array}}{\Psi \vdash \{(p, q)\} \mathbf{f} : \text{call } \mathbf{f}'; \mathbf{i}; \mathbb{I}} \quad \text{(CALL)}$$

$$\frac{\vdash \{p \downarrow \downarrow\} \mathbf{i} \{p'\} \quad p' \Rightarrow q \quad \text{fretSta}(p \downarrow \downarrow, p')}{\Psi \vdash \{(p, q)\} \mathbf{f} : \text{retl}; \mathbf{i}} \quad \text{(RET)}$$

$$\frac{\begin{array}{l} \mathbf{f}' \in \text{dom}(\Psi) \quad \Psi(\mathbf{f}') = (\text{fp}, \text{fq}) \quad \Psi \vdash \{((p \wedge \mathbf{z} = 0) \downarrow, q)\} \mathbf{f} + 4 : \mathbf{i}; \mathbb{I} \\ \vdash \{(p \wedge \mathbf{z} \neq 0) \downarrow \downarrow\} \mathbf{i} \{p'\} \quad \exists \iota. (p' \Rightarrow \text{fp } \iota * p_r) \wedge (\text{fq } \iota * p_r \Rightarrow q) \end{array}}{\Psi \vdash \{(p, q)\} \mathbf{f} : \text{be } \mathbf{f}'; \mathbf{i}; \mathbb{I}} \quad \text{(BE)}$$

$$\frac{\Psi \vdash \{(p, q)\} \mathbf{f} : \mathbb{I}}{\Psi \vdash \{(p * p_r, q * p_r)\} \mathbf{f} : \mathbb{I}} \quad \text{(seq_frame)}$$

$$\boxed{\vdash \{p\} \mathbf{i} \{q\}} \quad \text{(Well-formed Instruction)}$$

$$\frac{p \Rightarrow \mathbf{a} = \mathbf{a} \ l \quad p \Rightarrow l \mapsto v * \mathbf{r}_s \mapsto _ * p_1}{\vdash \{p\} \text{ld } \mathbf{a} \ \mathbf{r}_d \ \{l \mapsto v * \mathbf{r}_s \mapsto v * p_1\}} \quad \text{(LD)} \quad \frac{p \Rightarrow (\mathbf{r}_s = v_1 \wedge \mathbf{o} = v_2) \quad p \Rightarrow \mathbf{r}_d \mapsto _ * p_1}{\vdash \{p\} \text{add } \mathbf{r}_s \ \mathbf{o} \ \mathbf{r}_d \ \{(\mathbf{r}_d \mapsto v_1 + v_2) * p_1\}} \quad \text{(ADD)}$$

$$\frac{}{\vdash \{\mathbf{sr} \mapsto v * \mathbf{r}_d \mapsto _ \} \text{rd } \mathbf{sr} \ \mathbf{r}_d \ \{\mathbf{sr} \mapsto v * \mathbf{r}_d \mapsto v\}} \quad \text{(RD)}$$

$$\frac{\mathbf{sr} \mapsto _ * p \Rightarrow (\mathbf{r}_s = v_1 \wedge \mathbf{o} = v_2)}{\vdash \{\mathbf{sr} \mapsto _ * p\} \text{wr } \mathbf{r}_s \ \mathbf{o} \ \mathbf{sr} \ \{([\mathbf{3}]\mathbf{sr} \mapsto v_1 \text{ xor } v_2) * p\}} \quad \text{(WR)}$$

$$\frac{\begin{array}{l} p \Rightarrow (\mathbf{r}_s = v_1 \wedge \mathbf{o} = v_2) \quad w'_{id} = \text{pre_cwp}(w_{id}) \quad v \& 2^{w'_{id}} = 0 \\ p \Rightarrow \{\text{cwp} = w_{id}, F \circ \text{fm}_1 \circ \text{fm}_2\} * \mathbf{R}_o = \text{fm}_o * \mathbf{R}_l = \text{fm}_l * \mathbf{R}_i = \text{fm}_i * p_1 \\ \{\text{cwp} = w'_{id}, \text{fm}_l :: \text{fm}_i :: F\} * \mathbf{R}_o = \text{fm}_1 * \mathbf{R}_l = \text{fm}_2 * \mathbf{R}_i = \text{fm}_o * p_1 \Rightarrow \mathbf{r}_d \mapsto _ * p_2 \end{array}}{\vdash \{(\text{wim} \mapsto v) * p\} \text{save } \mathbf{r}_s \ \mathbf{o} \ \mathbf{r}_d \ \{(\text{wim} \mapsto v) * (\mathbf{r}_d \mapsto v_1 + v_2) * p_2\}} \quad \text{(SAVE)}$$

$$\frac{\begin{array}{l} p \Rightarrow (\mathbf{r}_s = v_1 \wedge \mathbf{o} = v_2) \quad w'_{id} = \text{post_cwp}(w_{id}) \quad v \& 2^{w'_{id}} = 0 \\ p \Rightarrow \{\text{cwp} = w_{id}, \text{fm}_1 :: \text{fm}_2 :: F\} * \mathbf{R}_o = \text{fm}_o * \mathbf{R}_l = \text{fm}_l * \mathbf{R}_i = \text{fm}_i * p_1 \\ \{\text{cwp} = w'_{id}, F \circ \text{fm}_o \circ \text{fm}_l\} * \mathbf{R}_o = \text{fm}_i * \mathbf{R}_l = \text{fm}_1 * \mathbf{R}_i = \text{fm}_2 * p_1 \Rightarrow \mathbf{r}_d \mapsto _ * p_2 \end{array}}{\vdash \{(\text{wim} \mapsto v) * p\} \text{restore } \mathbf{r}_s \ \mathbf{o} \ \mathbf{r}_d \ \{(\text{wim} \mapsto v) * (\mathbf{r}_d \mapsto v_1 + v_2) * p_2\}} \quad \text{(RESTORE)}$$

Fig. 13. Selected Inference Rules

1 shows three common methods for doing function call and implementations of function **sum3**. Although their implementations have a few differences, they

$$\begin{aligned}
R_o &= [w_0, \dots, w_7] \triangleq \mathbf{r}_8 \mapsto w_0 * \dots * \mathbf{r}_{15} \mapsto w_7 \\
R_l &= [w_0, \dots, w_7] \triangleq \mathbf{r}_{16} \mapsto w_0 * \dots * \mathbf{r}_{23} \mapsto w_7 \\
R_i &= [w_0, \dots, w_7] \triangleq \mathbf{r}_{24} \mapsto w_0 * \dots * \mathbf{r}_{31} \mapsto w_7 \\
\mathbf{fretSta} (p_1, p_2) &\triangleq \forall S, S'. S \models p_1 \rightarrow S' \models p_2 \rightarrow \\
&\quad (\exists v. S.Q.R(\mathbf{r}_{15}) = v \wedge S.Q.R(\mathbf{r}_{15}) = v) \\
p \Rightarrow q &\triangleq \forall S, S'. S \models p \rightarrow S' \models q
\end{aligned}$$

Fig. 14. Auxiliary Definition for Inference Rules

have the same point that the execution of instruction `call` will save its label in \mathbf{r}_{15} and this label will be restored in \mathbf{r}_{15} when function returns. Our logic is designed for general SPARCV8 code verification. The **CALL** rule for instruction `call` in our logic makes as little restrictions as possible for caller and callee, and just requires that the label stored in \mathbf{r}_{15} when function returns is the same as the label of instruction `call`, such that $(\text{fq } \iota \Rightarrow \mathbf{r}_{15} = \mathbf{f})$. And this is the same point that these three common function call convention following. So, the delayed control-transfer processing in our logic can support these three function call methods verification well.

We also define some practical useful rules such as **seq_frame** rule, in order to make our logic be used more convenient. The assertion p_r describes a part of state that the verification work doesn't care about. The **seq_frame** rule provides a local way for code block reasoning. We don't have to consider the program state that the current instruction sequence execution doesn't touch.

The bottom layer of our logic is well-formed instruction for single instructions verification. Most of them are intuitive and easy to understand, like **LD** rule and **ADD** rule. The operations of instruction **save** and **restore** play the similar role with stack operation **push** and **pop** to store and restore the context.

Register Windows Handling. We introduce the inference rule for instruction **save** here. The instruction **save** will operate the frame list to store current context by window rotation and update the value of register \mathbf{r}_d of the new window. We first extract the values of register \mathbf{r}_s and expression \mathbf{o} from the current window, and then save the local and in registers in frame list. Fig. 15 shows the process of window rotation caused by instruction **save**. We use the frames fm_o , fm_l and fm_i to present the contents of out, local and in registers, and the state of current window which is composed by out, local and in registers, can be described by assertion $R_o = \text{fm}_o * R_l = \text{fm}_l * R_i = \text{fm}_i$. We use assertion $\{\text{cwp} = w_{id}, F \circ \text{fm}_1 \circ \text{fm}_2\}$ to present the state of frame list and the current window pointer **cwp**. It tells us that the identity of the current window is w_{id} and the state of the frame list is $F \circ \text{fm}_1 \circ \text{fm}_2$. The operation “ \circ ” means appending a frame to the tail of a frame list, just as showing in Fig. 15 that fm_1 and fm_2 are at the of the frame list. So, the current state of the register windows can be presented as $\{\text{cwp} = w_{id}, F \circ \text{fm}_1 \circ \text{fm}_2\} * R_o = \text{fm}_o * R_l = \text{fm}_l * R_i = \text{fm}_i$. The execution of instruction **save** will check whether the previous window is




Fig. 15. Window Rotation for Instruction Save

a valid one. Each bit of special register `wim` marks whether the corresponding window is valid. In SPARCV8 programming, we usually set a window invalid, in order to avoid window overflow/underflow. Supposing the value of register `wim` is v , we can justify that the previous window is valid by $v \& 2^{w'_{id}} = 0$ (where the symbol $\&$ means the operation “and”). For example, if the value of `wim` is 8 (can also be presented as 2^3), it means the window, whose identity is 3, is invalid. If the instruction `save` want to rotate to this window, we can find that this execution will not be permitted, because the result of $8 \& 2^3$ is not equal to 0. When doing window rotation caused by instruction `save`, The contents of local register `fml` and in registers `fmi` of the current window whose identity is w_{id} will be saved to the frame list, and 2 frames from the tail of frame list will be the new window's out and local registers. So, the new state of register windows is $\{\text{cwp} = w'_{id}, \text{fm}_l :: \text{fm}_i :: F\} * R_o = \text{fm}_1 * R_l = \text{fm}_2 * R_i = \text{fm}_o$. Finally, the values extracting from `rs` and `o` of original window are summed together and the result is stored in new window's `rd` register. The new window's identity w'_{id} can be achieved by $\text{pre_cwp}(w_{id})$.

Delay-Write handling. The **WR** rule is designed for verifying instruction `wr` which is a delayed-write instruction. It first extracts the value v_1 of register `rs` and v_2 of operational expression `o` from precondition. Then, the state of special register `sr` is updated with $([3]\text{sr} \mapsto v_1 \text{ xor } v_2)$, which means we do not certainly know the state of the special register `sr` now but can make sure that $(\text{sr} \mapsto v_1 \text{ xor } v_2)$ holds after 3 cycles. Using assertion $[n]p$ to handle delayed-write can help us hide the information about delay list in the specification. SPARCV8 will do `exe_delay` in each cycle. We can find that if assertion $[n]\text{sr} \mapsto w$ holds

```

...
- {(%i0 ↦ v * Y ↦ -, q)}
  wr %i0, 0, Y
- {(%i0 ↦ v * [3]Y ↦ (v xor 0)), q)}
- {(%i0 ↦ v * [3]Y ↦ v, q)}
  nop
- {(%i0 ↦ v * [2]Y ↦ v, q)}
  nop
- {(%i0 ↦ v * [1]Y ↦ v, q)}
  nop
- {(%i0 ↦ v * [0]Y ↦ v, q)}
...

```

Fig. 16. Example for Delayed-write Handling

in the initial state, then $[n-1]\mathbf{sr} \mapsto w$ will hold after doing **exe_delay** if $n > 0$, or $\mathbf{sr} \mapsto w$ will hold if $n = 0$.

$$([n]\mathbf{sr} \mapsto w) \downarrow \Longrightarrow \begin{cases} [n-1]\mathbf{sr} \mapsto w & \text{if } n > 0 \\ \mathbf{sr} \mapsto w & \text{if } n = 0 \end{cases}$$

The **exe_delay** operation is complicated. It traverse the delay list, reduce the delay time of delay item, and do the write operation if its delay item is zero. The method that we restrict the state of the special register, which may be recorded in delay list, described in a form of “ $[n]\mathbf{sr} \mapsto v$ ” will not debase our logic’s expression, because the only way to touch special register in SPARCV8 is by instruction **rd** and **wr**. We can find that this abstraction will achieve more convenient in our verification work. The state of special register described as $[n]\mathbf{sr} \mapsto v$ will simply be change as $[n-1]\mathbf{sr} \mapsto v$ (if $n > 0$) or $\mathbf{sr} \mapsto v$ (if $n = 0$), and other assertions that are irrelevant with delay list will keep stable after the execution of **exe_delay**.

Program in Fig. 16 is a segment of function **ChangeY** in Fig. 2 and we use it as an example to elaborate how our logic handles delayed-write feature in SPARCV8. The state of special register Y is $Y \mapsto -$ before the program execution, which means that there is no delay item in delay list about Y. The state of Y is changed to an uncertain state $[3]Y \mapsto (v \mathbf{xor} 0)$ after executing **wr**, where the symbol **xor** is the xor operation. The assertion $[3]Y \mapsto v$ means either the value of the special register Y is v and Y is not in delay list, or the value of special register Y is uncertain and a delay item (X, Y, v) is recorded in delay list (where $0 \leq X \leq 3$). The concrete value of initial delay time X is implementation dependently, and its maximum is 3. Although the value of special register Y may have not been updated at this time, the old value is not necessary. So, just describing the new value v in assertion is reasonable. Then, we apply the **SEQ** rule three times for the following verification. The delay time recorded in assertion is reduced one at each step. After executing the following three **nop**, the delay time reduces to zero, and $Y \mapsto v$ holds when we verify the next instruction. The instruction **rd** is responsible for getting the value of target special register. The inference rule for instruction **rd** requires that the state of target special

$$\begin{array}{l}
\text{CALLER :} \\
\quad \dots \\
- \{(p, q)\} \\
\quad \text{mov } 1, \%o_0 \\
- \{(p_1, q)\} \\
\quad \text{call ChangeY} \\
\quad \text{save } \%sp, -64, \%sp \\
- \{(p_2, q)\} \\
\quad \text{mov } \%o_0, \%l_0 \\
- \{(p_3, q)\} \\
\quad \dots
\end{array}
\quad
\begin{array}{l}
p \triangleq \%o_0, \%sp, \%l_0, r_{15}, Y \mapsto -, v_{sp}, -, -, v_y \\
\quad *Rs(\{r_0, \dots, r_{31}\} \setminus \{\%o_0, \%sp, \%l_0, r_{15}\}) \\
\quad *WinSt(w_{id}, v_{id}, F \circ fm_1 \circ fm_2, \{w_{id}, \text{pre_cwp}(w_{id})\}) \\
p_1 \triangleq \%o_0, \%sp, \%l_0, r_{15}, Y \mapsto 1, v_{sp}, -, -, v_y \\
\quad *Rs(\{r_0, \dots, r_{31}\} \setminus \{\%o_0, \%sp, \%l_0, r_{15}\}) \\
\quad *WinSt(w_{id}, v_{id}, F \circ fm_1 \circ fm_2, \{w_{id}, \text{pre_cwp}(w_{id})\}) \\
p_2 \triangleq \%o_0, \%sp, \%l_0, r_{15}, Y \mapsto v_y, v_{sp}, -, f, 1 \\
\quad *Rs(\{r_0, \dots, r_{31}\} \setminus \{\%o_0, \%sp, \%l_0, r_{15}\}) \\
\quad *WinSt(w_{id}, v_{id}, F \circ - \circ -, \{w_{id}, \text{pre_cwp}(w_{id})\}) \\
p_3 \triangleq \%o_0, \%sp, \%l_0, r_{15}, Y \mapsto v_y, v_{sp}, v_y, f, 1 \\
\quad *Rs(\{r_0, \dots, r_{31}\} \setminus \{\%o_0, \%sp, \%l_0, r_{15}\}) \\
\quad *WinSt(w_{id}, v_{id}, F \circ - \circ -, \{w_{id}, \text{pre_cwp}(w_{id})\})
\end{array}$$

$$\begin{array}{l}
fp_{cy} \triangleq \lambda lv. \exists fm_o, fm_l, fm_i, f_{ret}, x, v_y, v_i, w_{id}, fm_1, fm_2, F. \\
\quad \langle lv = fm_i :: fm_1 :: fm_2 :: x :: f_{ret} :: v_y :: v_i :: w_{id} :: nil \rangle \\
\quad *R_o = fm_o * R_l = fm_l * R_i = fm_i * Y \mapsto v_y * \text{wim} \mapsto v_i * \{\text{cwp} = w_{id}, fm_1 :: fm_2 :: F\} \\
\quad * \langle \llbracket fm_i \rrbracket_{r_{31}}^{\text{in}} = f_{ret} \wedge \llbracket fm_i \rrbracket_{\%i_0}^{\text{in}} = x \wedge \text{WinValid}(v_i, \text{post_cwp}(w_{id})) \rangle \\
fq_{cy} \triangleq \lambda lv. \exists fm_i, f_{ret}, x, v_y, v_i, w_{id}, fm_1, fm_2, F. \\
\quad \langle lv = fm_i :: fm_1 :: fm_2 :: x :: f_{ret} :: v_y :: v_i :: w_{id} :: nil \wedge \llbracket fm_i \rrbracket_{r_{15}}^{\text{out}} = f_{ret} \rangle \\
\quad *R_o = fm_i \{o_0 \rightsquigarrow v_y\}^{\text{out}} * R_l = fm_1 * R_i = fm_2 * Y \mapsto x \\
\quad * \text{wim} = v_i * \{\text{cwp} = \text{post_cwp}(w_{id}), F \circ - \circ -\}
\end{array}$$

$$\text{WinSt}(w_{id}, v_{id}, F, \{v_1, \dots, v_n\}) \triangleq \text{wim} \mapsto v_{id} * \{\text{cwp} = w_{id}, F\} \\
\quad * \langle \text{WinValid}(v_{id}, v_1) \wedge \dots \wedge \text{WinValid}(v_{id}, v_n) \rangle$$

$$rn_0, \dots, rn_t \mapsto w_0, \dots, w_t \triangleq rn_0 \mapsto w_0 * \dots * rn_t \mapsto w_t$$

$$Rs(\{rn_1, \dots, rn_t\}) \triangleq rn_0 \mapsto - * \dots * rn_t \mapsto - \quad \text{WinValid}(v_i, w_{id}) \triangleq v_i \& 2^{w_{id}} = 0$$

$$\llbracket fm \rrbracket_{r_i}^{\text{in}} \triangleq \begin{cases} fm[i-24] & 24 \leq i \leq 31 \\ \text{undefined} & \text{otherwise} \end{cases} \quad \llbracket fm \rrbracket_{r_i}^{\text{out}} \triangleq \begin{cases} fm[i-8] & 8 \leq i \leq 15 \\ \text{undefined} & \text{otherwise} \end{cases}$$

$$fm\{r_i \rightsquigarrow w\}^{\text{out}} \triangleq \begin{cases} fm\{(i-8) \rightsquigarrow w\} & 8 \leq i \leq 15 \\ \text{undefined} & \text{otherwise} \end{cases}$$

Fig. 17. Proof Outline for the Example

register in precondition is not in delay list. So, getting a value of special register whose state is described as “[n]sr $\mapsto v$ ” is prohibited in our logic.

Example for SPARCV8 Code Verification. Now, we use our logic to verify the program presented in Fig. 2. The specification of function ChangeY is composed by precondition fp_{cy} and postcondition fq_{cy} . The definition of fp_{cy} , fq_{cy} , and the outline of verifying the code segment of CALLER is shown in Fig. 17. Here, the registers $\%o_0, \%l_0, \%sp, \%i_0$ are just aliases of general registers $r_8, r_{16}, r_{14}, r_{24}$. The precondition fp_{cy} of function **ChangeY** tells us that (1) the call address is stored in r_{31} in initial state, (2) The value to update special

register **Y** is stored in general register r_0 , and (3) the post window is valid, so that instruction **restore** can execution safely. As for postcondition $f_{q_{cy}}$ describing the state at the return point, it requires that (1) the return address will be restored in r_{15} , (2) The value **Y** will be updated to a new one, and (3) the value register $\%o_0$ will be equal to the **Y**'s original value. We use $fm[i]$ (where $0 \leq i \leq 7$) as the i^{th} number of frame fm , and $fm\{i \rightsquigarrow w\}$ (where $0 \leq i \leq 7$) meaning assigning value w to the i^{th} number of frame fm .

With the specification of function **ChangeY**, we can verify the code segment presented in **CALLER**. We let assertion q as the postcondition of **CALLER** and assertion p describing the initial state. We define $\mathbf{Rs}(\{rn_1, \dots, rn_t\})$ to present the state of a set of registers whose specific values we do not care about. Its parameter $\{rn_1, \dots, rn_t\}$ is a set of registers. And its instantiation $\{r_0, \dots, r_{31}\} \setminus \{\%o_0, \%sp, \%l_0, r_{15}\}$ in our example means the set of registers of $r_0 \sim r_{31}$, excluding $\%o_0$, $\%sp$, $\%l_0$ and r_{15} . We have to describe them in our predicate in order to pass the verification of instruction **save** and **restore**. We require that the current and previous windows are valid in assertion p , so that instruction **save** and **restore** can execute safely. The head instruction **mov** sets the value of register $\%o_0$ as integer one, such as assertion p_1 showing. Then, we check instruction **call** and its following instruction together and change the precondition from p_1 to p_2 . We suppose that the label of instruction **call** is **f**, and **f** will be saved in r_{15} after executing instruction **call**.

The program shown in Fig. 18 is another common call convention in SPARCV8 we have mentioned. The **CALLER** uses $\%o_0$, $\%o_1$, $\%o_2$ to pass parameters for calling function **sum3**. The operation of setting the third parameter 3 to $\%o_3$ is following the instruction “**call sum3**”. This operation will be finished before control transfer occurring because of the delayed control transfer. Our logic is designed for general SPARCV8 code, so it can work well for verifying the most common function call conventions in SPARCV8 by a uniform way. The specification of function **sum3** is presented in Fig. 18. Here, fp_{sum3} is the precondition, and $f_{q_{sum3}}$ is the postcondition. The specification of function **sum3** tells us that if the values of $\%o_0$, $\%o_1$, $\%o_2$ are x , y and z before the program's execution, then the value of $\%o_0$ is equal to $x + y + z$ after the executing of the function **sum3**.

4.3 Soundness

We elaborate the semantics of our logic and establish its soundness now.

Definition 4.2 (Semantics of Well-formed Instruction).

$$\models \{p\} i \{q\} \triangleq \forall S. S \models p \rightarrow (\exists S'. (S \xrightarrow{i} S' \wedge S' \models q))$$

The soundness definition of well-formed instruction is straight-forward. It tells that if there is a state S satisfying the precondition p , then the execution of instruction i from state S will reach a state S' satisfying the postcondition q . The soundness proof of well-formed instruction can be completed by discussing each case of instruction i .

CALLER :

...		sum3 :	
mov	1, %o0	save	%sp, -64, %sp
mov	2, %o1	add	%i0, %i1, %l7
call	sum3	add	%l7, %i2, %l7
mov	3, %o3	ret	
mov	%o0, %l7	restore	%l7, 0, %o0
...			

$$\begin{aligned}
fp_{\text{sum3}} &\triangleq \lambda lv. \exists x, y, z, f_{ret}, fm_o, fm_l, fm_i, w_{id}, v_i, F, fm_1, fm_2. \\
&\quad \langle lv = x :: y :: z :: f_{ret} :: \text{nil} \rangle * R_o = fm_o * R_l = fm_l * R_i = fm_i \\
&\quad * \langle \llbracket fm_o \rrbracket_{\%o0}^{\text{out}} = x \wedge \llbracket fm_o \rrbracket_{\%o1}^{\text{out}} = y \wedge \llbracket fm_o \rrbracket_{\%o2}^{\text{out}} = z \wedge \llbracket fm_o \rrbracket_{r_{15}}^{\text{out}} = f_{ret} \rangle \\
&\quad * \text{WinSt}(w_{id}, v_{id}, F \circ fm_1 \circ fm_2, \{w_{id}, \text{pre_cwp}(w_{id})\}) \\
fq_{\text{sum3}} &\triangleq \lambda lv. \exists x, y, z, f_{ret}, fm_o, fm_l, fm_i, w_{id}, v_i, F, fm_1, fm_2. \\
&\quad \langle lv = x :: y :: z :: f_{ret} :: \text{nil} \wedge \llbracket fm_o \rrbracket_{\%o0}^{\text{out}} = x + y + z \wedge \llbracket fm_o \rrbracket_{r_{15}}^{\text{out}} = f_{ret} \rangle \\
&\quad * R_o = fm_o * R_l = fm_l * R_i = fm_i \\
&\quad * \text{WinSt}(w_{id}, v_{id}, F \circ fm_1 \circ fm_2, \{w_{id}, \text{pre_cwp}(w_{id})\}) \\
p &\triangleq \%o0 \mapsto - * \%o1 \mapsto - * \%o2 \mapsto - * \%l7 \mapsto - \\
&\quad * \text{Rs}(\{r_0, \dots, r_{31}\} \setminus \{\%o0, \%o1, \%o2, \%l7\}) \\
&\quad * \text{WinSt}(w_{id}, v_{id}, F \circ fm_1 \circ fm_2, \{w_{id}, \text{pre_cwp}(w_{id})\}) \\
- \{(p, q)\} & \\
\text{mov } 1, \%o0 & \\
- \{(p_1, q)\} & \\
\text{mov } 2, \%o1 & \\
- \{(p_2, q)\} & \\
\text{call } \text{sum3} & \\
\text{mov } 3, \%o2 & \\
- \{(p_3, q)\} & \\
\text{mov } \%o0, \%l7 & \\
\dots & \\
p_1 &\triangleq \%o0 \mapsto 1 * \%o1 \mapsto - * \%o2 \mapsto - * \%l7 \mapsto - \\
&\quad * \text{Rs}(\{r_0, \dots, r_{31}\} \setminus \{\%o0, \%o1, \%o2, \%l7\}) \\
&\quad * \text{WinSt}(w_{id}, v_{id}, F \circ fm_1 \circ fm_2, \{w_{id}, \text{pre_cwp}(w_{id})\}) \\
p_2 &\triangleq \%o0 \mapsto 1 * \%o1 \mapsto 2 * \%o2 \mapsto - * \%l7 \mapsto - \\
&\quad * \text{Rs}(\{r_0, \dots, r_{31}\} \setminus \{\%o0, \%o1, \%o2, \%l7\}) \\
&\quad * \text{WinSt}(w_{id}, v_{id}, F \circ fm_1 \circ fm_2, \{w_{id}, \text{pre_cwp}(w_{id})\}) \\
p_3 &\triangleq \%o0 \mapsto 6 * \%o1 \mapsto - * \%o2 \mapsto - * \%l7 \mapsto - \\
&\quad * \text{Rs}(\{r_0, \dots, r_{31}\} \setminus \{\%o0, \%o1, \%o2, \%l7\}) \\
&\quad * \text{WinSt}(w_{id}, v_{id}, F \circ - \circ -, \{w_{id}, \text{pre_cwp}(w_{id})\})
\end{aligned}$$
Fig. 18. Example for Another Call Convention in SPARCV8**Theorem 4.3 (Soundness of Well-formed Instruction).**

$$\vdash \{p\} \text{ i } \{q\} \implies \models \{p\} \text{ i } \{q\}$$

The soundness definition of well-formed instruction sequence is a bit complex. It means that for any code heap C , if we can extract instruction sequence \mathbb{I} from C beginning with label \mathbf{f} , and there is a state S satisfying the precondition p , then the safety instruction sequence judgment $\text{safety_insSeq}(C, S, \mathbf{f}, \mathbf{f} + 4, q, \Psi)$ holds.

Definition 4.4 (Semantics of Well-formed Instruction Sequence).

$$\begin{aligned}
\Psi \models \{(p, q)\} \text{ f } : \mathbb{I} &\triangleq \forall C, S. \\
C[\mathbf{f}] = \mathbb{I} \rightarrow S \models p &\rightarrow \text{safety_insSeq}(C, S, \mathbf{f}, \mathbf{f} + 4, q, \Psi)
\end{aligned}$$

The meaning of $\text{safety_insSeq}(C, S, \text{pc}, \text{npc}, q, \Psi)$ can be understood approximately as a instruction sequence \mathbb{I} extracted from code heap C starting with pc and npc can execute safely from a initial state S and the predicate q will hold in final state if it ends with a instruction **retl**. The safety instruction sequence judgment² shown in Def. 4.5 makes sure the progress and preservation of program. Here, “ \mapsto^2 ” means executing two steps.

Definition 4.5 (Instruction Sequence Execution Safety). The relation $\text{safety_insSeq}(C, S, \text{pc}, \text{npc}, q, \Psi)$ has six parameters : the code heap C , current state S , pc , npc , postcondition q , and code specification Ψ . It tells us the following things :

- if $C(\text{pc}) = \mathbf{i}$ then :
 - there exists $S', \text{pc}', \text{npc}'$, such that $C \vdash (S, \text{pc}, \text{npc}) \mapsto (S', \text{pc}', \text{npc}')$,
 - for any $S', \text{pc}', \text{npc}'$, if $C \vdash (S, \text{pc}, \text{npc}) \mapsto (S', \text{pc}', \text{npc}')$, then $\text{safety_insSeq}(C, S', \text{pc}', \text{npc}', q, \Psi)$
- if $C(\text{pc}) = \mathbf{jmp1\ a\ r_d}$ then :
 - there exists $S', \text{pc}', \text{npc}'$, such that $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$
 - for any $S', \text{pc}', \text{npc}'$, if $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$, then there exists $\text{fp}, \text{fq}, \iota$ and p_r , such that the following holds :
 - * $\text{pc}_2 \in \text{dom}(\Psi)$, $\Psi(\text{pc}_2) = (\text{fp}, \text{fq})$, $\text{npc}_2 = \text{pc}_2 + 4$
 - * $S_2 \models (\text{fp } \iota) * p_r$, $(\text{fq } \iota) * p_r \Rightarrow q$.
- if $C(\text{pc}) = \mathbf{call\ f}$ then :
 - there exists $S', \text{pc}', \text{npc}'$, such that $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$.
 - for any S', pc' and npc' , if $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$, then there exists $\text{fp}, \text{fq}, \iota$ and p_r , such that the following holds :
 - * $\text{pc}' = \mathbf{f}$, $\text{npc}' = \mathbf{f} + 4$,
 - * $\mathbf{f} \in \text{dom}(\Psi)$, $\Psi(\mathbf{f}) = (\text{fp}, \text{fq})$,
 - * $S' \models (\text{fp } \iota) * p_r$,
 - * for any S' , if $S' \models (\text{fq } \iota) * p_r$, then $\text{safety_insSeq}(C, S', \text{pc}+8, \text{pc}+12, q, \Psi)$,
 - * for any S' , if $S' \models (\text{fq } \iota)$, then $S'.Q.R(\mathbf{r}_{15}) = \text{pc}$.
- if $C(\text{pc}) = \mathbf{retl}$ then :
 - there exists $S', \text{pc}', \text{npc}'$, such that $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$
 - for any S', pc' and npc' , if $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$, then there exists $\text{fp}, \text{fq}, \iota$ and p_r ,
 - * $S_2 \models q$
 - * $\text{pc}_2 = S_2.Q.R(\mathbf{r}_{15}) + 8$, $\text{npc}_2 = S_2.Q.R(\mathbf{r}_{15}) + 12$

Now, we can present our soundness theorem of instruction sequence just as following :

Theorem 4.6 (Soundness of Well-formed Instruction Sequence).

$$\Psi \vdash \{(p, q)\} \mathbf{f} : \mathbb{I} \Longrightarrow \Psi \models \{(p, q)\} \mathbf{f} : \mathbb{I}$$

² We just list some selected cases of safety_insSeq because of space limitation. More details are presented in Coq implementation [?]

The well-formed code heap judgment tells us that we call a code heap well-formed only if each code block in code heap given specification satisfies well-formed instruction sequence. So the soundness theorem of well-formed code heap can be presented simply as :

Definition 4.7 (Well-formed Code Heap Judgment).

$$\begin{aligned} \Psi \models C : \Psi' &\triangleq \forall \mathbf{f}, \text{fp}, \text{fq}, \iota, S. \\ &(\mathbf{f} \in \text{dom}(\Psi') \wedge \Psi'(\mathbf{f}) = (\text{fp}, \text{fq}) \wedge S \models (\text{fp } \iota) \wedge \Psi \subseteq \Psi') \rightarrow \\ &\Psi \models \{(\text{fp } \iota, \text{fq } \iota)\} \mathbf{f} : C[\mathbf{f}] \end{aligned}$$

Theorem 4.8 (Soundness of Well-formed Code Heap).

$$\Psi \vdash C : \Psi' \implies \Psi \models C : \Psi'$$

Besides the above works, there is still a important problem remaining to solve. The specification (p, q) of a instruction sequence \mathbb{I} contains a precondition p specifying the starting state of the execution of \mathbb{I} , and postcondition q describing the state at the return point of the current function. We all know that assembly programs are lack of structure, and a function in assembly code usually has multiply segments. So, for a given function \mathbf{f} and its specification (p, q) , how can we ensure that its execution will reach a state satisfying postcondition q from a state that precondition p holds, if each segment composing it is verified?

In order to solve this problem, we first define a relation $\text{safe}^n(C, S, \text{pc}, \text{npc}, q, k)$ to describe the restrictions to obey in a process of a program execution below.

Definition 4.9 (Program Execution Safety). The $\text{safe}^n(C, S, \text{pc}, \text{npc}, q, k)$ relation tells us that the program can execute n steps safely from pc , npc and state S . It has six parameters that index n recording the steps that the program can execute safely, code heap C , current state S , postcondition q , and the depth of function call k .

- a) $\text{safe}^0(C, S, \text{pc}, \text{npc}, q, k)$ always holds.
- b) $\text{safe}^{n+1}(C, S, \text{pc}, \text{npc}, q, k)$ holds if and only if :
 1. if $C(\text{pc}) = \{\mathbf{i}, \text{jmp1 } \mathbf{a} \text{ r}_d, \text{be } \mathbf{a}\}$ then :
 - there exists $S', \text{pc}', \text{npc}'$, such that $C \vdash (S, \text{pc}, \text{npc}) \mapsto (S', \text{pc}', \text{npc}')$
 - $\forall S', \text{pc}', \text{npc}'$.
$$C \vdash (S, \text{pc}, \text{npc}) \mapsto (S', \text{pc}', \text{npc}') \Rightarrow \text{safe}^n(C, S', \text{pc}', \text{npc}', q, k)$$
 2. if $C(\text{pc}) = \text{call } \mathbf{f}$ then :
 - there exists $S', \text{pc}', \text{npc}'$, such that $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$
 - for any $S', \text{pc}', \text{npc}'$, if $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$,
 - then $\text{safe}^n(C, S', \text{pc}', \text{npc}', q, k+1)$
 3. if $C(\text{pc}) = \text{ret1}$ then :
 - there exists $S', \text{pc}', \text{npc}'$, such that $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$
 - for any $S', \text{pc}', \text{npc}'$, if $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$, then
 - if $k = 0$ then

$$S' \models q$$
 - else

$$\text{safe}^n(C, S', \text{pc}', \text{npc}', q, k-1)$$

Informally, the relation $\text{safe}^n(C, S, \text{pc}, \text{npc}, q, k)$ requires the following hold for each step of program execution :

- $\text{safe}^0(C, S, \text{pc}, \text{npc}, q, k)$ always holds because the program does not need to execute.
- If $\text{safe}^{n+1}(C, S, \text{pc}, \text{npc}, q, k)$ holds, we can get the following information:
 - If the current instruction is a simple instruction `i`, or control transfer instruction (excluding `call` and `retl`), then the program can execute one step. And if the program executes one step and reach a state $(C, S', \text{pc}', \text{npc}')$, then we get $\text{safe}^n(C, S, \text{pc}', \text{npc}', q, k)$ holds for the following execution.
 - If the current instruction is `call`, then the program can execute two steps. Supposing the program state will become $(C, S', \text{pc}', \text{npc}')$ after two steps, $\text{safe}^n(C, S', \text{pc}', \text{npc}')$ holds for remaining execution. The value of k which records the level of function call increases one.
 - If the current instruction is `retl`, the program can execute two steps, and postcondition q will hold after two steps if the depth of function call is zero. Otherwise, the program can execute continuously with the level of function decreasing one.

With the safety judgment relation, we present an important corollary below. We suppose there is a function f . So, this corollary tells us that if the state S of starting point satisfies the precondition p of function f , and each code blocks composing the function f verified, then we can know that the postcondition q holds at the return point of function f .

Corollary 4.10 (Well-formed Function). If $\Psi \models \{(p, q)\} \text{pc} : C[\text{pc}], S \models p, \Psi \subseteq \Psi'$ and $\Psi \models C : \Psi'$, then $\forall n. \text{safe}^n(C, S, \text{pc}, \text{pc} + 4, q, 0)$.

The proof of Corollary 4.10 can be achieved by induction on index n and discussing each case of current instruction. Most cases are intuitive, except `call` instruction. The instruction `call` will change the depth of function call levels from zero to one. So we can't use the induction hypothesis directly, because the function call level presented in induction hypothesis is zero. So we need to prove the following properties first.

Lemma 4.11. If $\text{safety_insSeq}(C, S, \text{pc}, \text{npc}, q, \Psi), \Psi \models C : \Psi', q \Rightarrow \mathbf{r}_{15} = \mathbf{f}, (\forall S'. S' \models q \rightarrow \text{safe}^n(C, S', \mathbf{f} + 8, \mathbf{f} + 12, q', k))$, then $\text{safe}^n(C, S, \text{pc}, \text{npc}, q', k + 1)$ holds.

Lemma 4.11 plays a similar role with well-formed stack presented in SCAP [?]. Supposing a current function f , it says that if the current function f can execute safely from the initial state S and the program can resume executing safely after f returns. So, we can make a conclusion that the program can execute safely from state S .

5 Verifying a Realistic Context Switch Module

We apply our program logic to verify a realistic context switch module implemented in SPARCV8. Fig. 19 shows the structure of the program we verified. And we describe the function of a part of them informally.




Fig. 19. The Structure of Context Switch Module

- *OSTa0Handler* is the entry of context switch module. It checks whether there is a requirement to do a context switch by `SwitchFlag`. If there is no need to do a context switch (`SwitchFlag = 0`), the program exits directly. If a context switch is required, it enters code block `Ta0_Window_OK` for further executions.
- *Ta0_Window_OK* is the entry to save current task contexts. It first judges whether the current task is null. It jumps to code block `Ta0_start_adjust_CWP` if the the current task is null. Otherwise, it calls function `reg_save` to store the current window into current task's TCB. Just saving the current context is not enough. The program will enters code block `Ta0_save_usedwindows` for register windows saving.
- *Ta0_save_usedwindows* is used to save the context stored in register windows temporarily into current task's stack.
- *Ta0_Task_SwitchNewContext* is responsible for restoring the context stored in new task's TCB and the other context saved in the top of the new task's stack. Then it changes the new task as the current.
- *reg_save* and *reg_restore* are functions that save the current context to old task's TCB and restore the context stored in new task's TCB.




Fig. 20. Stack Windows Constraint

Challenge. Most of works for the context switch module we verified are similar with traditional ones, like saving the current task's context and restoring the new task's context. However, the register windows mechanism in SPARCv8 brings much more difficulties than verifying a context switch module implemented by other assembly code. We have introduced that the SPARCv8 uses register windows to achieve more efficient for context management. Register windows play a role as a temporary stack. SPARCv8 choses to save context by window rotation instead of put current context into stack directly, but the limitation of the numbers of windows causes that the SPARCv8 can't save context by window rotation all the time, so the stack is still required here. For example, if there is a requirement to save the current context, and a window overflow trap occurs. The trap handler will save the oldest elements of the window into the stack and makes the window available for context storing.

Because of the existence of register windows, context switch module not only has to save the current context, but also have to push the contexts temporarily stored in register windows into stack. Fig. 20 shows a relationship between register windows and stack. In Fig. 20, every two shaded frames present a context which have been saved temporarily in frame list. Each context stored temporarily in frame list records a pointer that points to a stack frame, which is reserved for contexts saving, in stack where it will be stored. The size of stack frame is 64 bytes.

The code block `Ta0_save_usedwindows` (shown in Fig. 22) is responsible for storing the contexts saved in register windows temporarily into stack. It checks whether the next window is invalid (line 1 ~ line 4). The value of special register `wim` which marks whether a window is valid is saved in `%g7`. As for `%g4`, supposing the identity of the current window is w_{id} , the 0 to $(OS_WINS - 1)$ bits of general register `%g4` is always equal to $2^{w_{id}}$ before program shown in Fig. 22




Fig. 21. Saving Context Stored in Frame List by Window Rotation

execution. In SPARCV8 program, we usually set a window invalid and view it as a stack bottom or a top of stack to avoid overflow or underflow as shown in Fig. 20. We can see that marking a window invalid is necessary, because the register windows is a cycle (as shown in Fig. 5) and we will not judge whether a window overflow/underflow exception will occur without the help of the invalid window. Here, in context switch module, the invalid window plays as a role of stack bottom. If the next window is invalid, judged by logical instruction `andcc` at line 4, it means that all the contexts saved in register windows temporarily have been stored into stack and we can jump to code block `Ta0_Task_Switch_NewContext` to restore the new task's context (at line 5). Otherwise, we use instruction `restore` to rotate to next window (at line 7) and store the window's local and in registers into stack (line 8 ~ line 23). For example, in Fig. 20, the execution of instruction `restore` will let frame f_1 and f_2 become the local and in registers of current window as shown in Fig. 21. Then, they will be stored into a stack frame where the `%sp` (an alias of `r14`) points (the shaded part of stack in Fig. 21). Then, we jump to the head of `Ta0_save_usedwindows` to repeat the work. We can see that the precondition of code block `Ta0_save_usedwindows` is presented as a loop invariant.

Invariant for Register Windows Saving. We have to capture the invariant in the execution of `Ta0_save_usedwindows` whose implementation has been shown in Fig. 22, in order to do verification. The constant `OS_NWINS` present the number of register windows. The value of special register `wim`, whose bits mark whether a window is valid, is saved in general register `%g7` and will not be updated in execution, so the value of `%g7` is a constant. When we enter `Ta0_save_usedwindows` at the first time, the value of general register `%g4` is equal to the identity of current window. We show the invariant $I(ow)$ below. We need

```

Ta0_save_usedwindows :
1   sll      %g4, 1, %g5
2   srl      %g4, OS_WINS - 1, %g4
3   or       %g4, %g5, %g4
4   andcc    %g5, %g7, %g0
5   bnz      Ta0_Task_Switch_NewContext
6   nop
7   restore
8   st       %l0, [%sp + 0]
   ...
23  st       %i7, [%sp + 60]
24  jmp      Ta0_save_usedwindows, %g0
25  nop

```

Fig. 22. Ta0_save_usedwindows Code

to describe the state of general register, frame list and current task's stack in invariant. The parameter *ow* presents the initial state of register windows when entering the code block `Ta0_save_usedwindows` at the first time. It records the contents of general registers (fm_g, fm_o, fm_l, fm_i) which is composed by global, out, local and in registers, and the state of register windows (w_{oid}, v_i, F) which includes the current window's identity w_{oid} , identity of invalid window v_i , and frame list F . Similarly, we use *cw* to present the current state of register windows. The definitions used in the invariant are shown in Fig. 23.

$$\begin{aligned}
I(ow) &\triangleq \exists fm'_g, fm'_o, fm'_l, fm'_i, w_{id}, F', p, l_1, l_2. \\
&\quad R_g = fm'_g * R_o = fm'_o * R_l = fm'_l * R_i = fm'_i * \mathbf{Fs}(w_{id}, v_i, F') * \text{stack}(cstk) \\
&\quad * \langle \mathbf{SFInv}(ow, cw, cstck) \wedge \mathbf{CWPIInv}(ow, cw) \rangle \\
\text{where } ow &= ((fm_g, fm_o, fm_l, fm_i), (w_{oid}, v_i, F)), \\
cw &= ((fm'_g, fm'_o, fm'_l, fm'_i), (w_{id}, v_i, F')), cstck = (p, l_1 \cdot l_2).
\end{aligned}$$

In the invariant, we use assertion $\text{stack}(cstk)$ to present the state of stack, where $cstk$ is equal to $(p, l_1 \cdot l_2)$. Here, p presents the address of stack top and $l_1 \cdot l_2$ is the contents of stack. The part of stack used to save the register windows can be split in two parts l_1 and l_2 . The list l_1 records the part of spaces in stack whose corresponding register windows have already been stored. And list l_2 present the spaces waiting for saving register windows. The l_1 and l_2 are both list of frame pairs. We use a pair of frames to present a stack frame, because each windows local and in registers compose a context, and the program saves thm into a corresponding stack frame at each time.

SFInv and **CWPIInv** are pure properties in loop invariant. **SFInv**(*ow*, *cw*, *cstk*) tells us the following things :

- **sf_match**($w_{oid}, l_1, F \circ fm_o, w_{id}$) presents that the list l_1 are equal to contents of register windows that have been saved. The identities of saved windows are from w_{oid} to w_{id} .
- **sf_pt**($p - 64 \times |l_1|, fm'_l :: fm'_i :: F' \circ fm'_o, l_2, w_{id}, v_i$) describes that the rest register windows unsaved still satisfy the restriction shown in Fig. 20. The iden-

$$\begin{aligned}
R_g &= [w_0, \dots, w_7] \triangleq \mathbf{r}_0 \mapsto w_0 * \dots * \mathbf{r}_7 \mapsto w_7 \\
\mathbf{Fs}(w_{id}, v_i, F) &\triangleq \{\mathbf{cwp} = w_{id}, F\} * \mathbf{wim} \mapsto 2^{v_i} \\
&\quad * \langle |F| = 2 * \text{OS_NWINS} - 3 \wedge 0 \leq w_{id}, v_i \leq 7 \rangle \\
\text{stack}(p, l) &\triangleq \begin{cases} \text{emp} & l = \text{nil} \\ \{|\text{fm}_1, \text{fm}_2|\}_p * \text{stack}(p - 64, l') & l = (\text{fm}_1, \text{fm}_2) :: l' \end{cases} \\
\{|\text{fm}_1, \text{fm}_2|\}_p &\triangleq \{|\text{fm}_1|\}_p * \{|\text{fm}_2|\}_{p-32} \quad \{|\text{w}_0, \dots, \text{w}_7|\}_p \triangleq p \mapsto w_0 * \dots * (p + 28) \mapsto w_7 \\
\mathbf{SFInv}(\text{ow}, \text{cw}, \text{cstk}) &\triangleq \mathbf{sf_match}(w_{oid}, l_1, F \circ \text{fm}_o, w_{id}) \\
&\quad \wedge \mathbf{sf_pt}(p - 64 \times |l_1|, l_2, \text{fm}'_l :: \text{fm}'_i :: F' \circ \text{fm}'_o, w_{id}, v_i) \\
&\quad \wedge \mathbf{frestore}(w_{oid}, \text{fm}_o :: \text{fm}_l :: \text{fm}_i :: F', w_{id}, \text{fm}'_o :: \text{fm}'_l :: \text{fm}'_i :: F') \\
\text{where ow} &= ((\text{fm}_g, \text{fm}_o, \text{fm}_l, \text{fm}_i), (w_{oid}, v_i, F)), \\
\text{cw} &= ((\text{fm}'_g, \text{fm}'_o, \text{fm}'_l, \text{fm}'_i), (w_{id}, v_i, F')), \text{cstk} = (p, l_1 \cdot l_2) \\
\mathbf{CWPInv}(\text{ow}, \text{cw}) &\triangleq \exists i. \llbracket \text{fm}_g \rrbracket_{g4}^{\text{glb}} = i \wedge \llbracket \text{fm}_g \rrbracket_{g7}^{\text{glb}} = 2^{v_i} \wedge i = \mathbf{rotate}(w_{oid}, w_{id}, v_i) \\
&\quad \wedge ((i = 2^{w_{id}}) \vee (i = 2^{w_{id} + \text{OS_NWINS}} + 2^{w_{id}})) \\
\text{where ow} &= ((\text{fm}_g, \text{fm}_o, \text{fm}_l, \text{fm}_i), (w_{oid}, v_i, F)), \\
\text{cw} &= ((\text{fm}'_g, \text{fm}'_o, \text{fm}'_l, \text{fm}'_i), (w_{id}, v_i, F')). \\
\mathbf{sf_match}(w_{id}, \emptyset, F, v_i) &\triangleq w_{id} = v_i \\
\mathbf{sf_match}(w_{id}, \text{fp} :: l, F, v_i) &\triangleq \exists F', \text{fm}_1, \text{fm}_2. w_{id} \neq v_i \wedge \text{fp} = (\text{fm}_1, \text{fm}_2) \\
&\quad \wedge F = \text{fm}_1 :: \text{fm}_2 :: F' \wedge \mathbf{sf_match}(\mathbf{post_cwp}(w_{id}), l, F', v_i) \\
\mathbf{sf_pt}(p, w_{id}, F, l, v_i) &\triangleq \mathbf{post_cwp}(w_{id}) = v_i \\
\mathbf{sf_pt}(p, w_{id}, F, \text{fp} :: l, v_i) &\triangleq \exists \text{fm}_1, \text{fm}_2, F. \mathbf{post_cwp}(w_{id}) \neq v_i \wedge \text{fm}_i[6] = p \\
&\quad \wedge F = \text{fm}_1 :: \text{fm}_2 :: F' \wedge \mathbf{sf_pt}(p - 64, \mathbf{post_cwp}(w_{id}), F', l, v_i) \\
\mathbf{frestore}(w_{id}, F, w_{id}, F') &\triangleq F = F' \\
\mathbf{frestore}(w_{oid}, F, w_{id}, F') &\triangleq \exists F'', \text{fm}_1, \text{fm}_2. w_{oid} \neq w_{id} \wedge F' = F'' \circ \text{fm}_1 \circ \text{fm}_2 \\
&\quad \wedge \mathbf{frestore}(w_{oid}, F, \mathbf{pre_cwp}(w_{id}), \text{fm}_1 :: \text{fm}_2 :: F'') \\
\mathbf{rotate}(w_{oid}, w_{id}, v_i) &\triangleq \begin{cases} 2^{w_{id}} & \text{if } w_{oid} = w_{id} \\ (i \gg (\text{OS_WINS} - 1)) & \text{if } w_{oid} \neq w_{id}, \\ | (i \ll 1) & i = \mathbf{rotate}(w_{oid}, \mathbf{pre_cwp}(w_{id}), v_i) \end{cases}
\end{aligned}$$

Fig. 23. Definition Used in Invariant

titles of unsaved windows are from w_{id} to v_i . The addresses of stack frames are decreasing in stack from top to bottom. So, the addresses of places preserved for unsaved register windows in stack are starting from $p - 64 \times |l_1|$. Here, the size of a stack frame is 64 bytes, and $|l_1|$ presents the length of list l_1 .

- $\mathbf{frestore}(w_{oid}, \text{fm}_o :: \text{fm}_l :: \text{fm}_i :: F, w_{id}, \text{fm}'_o :: \text{fm}'_l :: \text{fm}'_i :: F')$ makes sure that the current state of register windows can be got by window rotation from the initial one. Here the contents of initial register windows can be presented as $\text{fm}_o :: \text{fm}_l :: \text{fm}_i :: F$ and the current one is $\text{fm}'_o :: \text{fm}'_l :: \text{fm}'_i :: F'$.

CWPIInv describes the invariant property of the value of $\%g_4$. Supposing the current value of $\%g_4$ is i and the identity of current window is w_{id} before this time's execution, **rotate**(w_{oid}, w_{id}, v_i) tells us how to get i from the initial one. By the program shown in Fig.22, we know that the value of $\%g_4$ will be updated as $(i \gg (\text{OS_WINS} - 1) \mid (i \ll 1))$, where the \mid is the or operation. And we can also find that i is equal to either $2^{w_{id}}$ or $2^{w_{id} + \text{OS_NWINS}}$.

We omit the operations about interrupt and float registers in verification work, because our current work doesn't consider them. The context switch module we verified is about 253 lines, and we prove it by 4096 lines Coq proof scripts. The ratio of Coq proof scripts and Sparc code is around 16:1.

6 Related Work and Conclusion

There are many impressive pioneering works that focus on machine code verification. Projects on proof-carrying code (PCC) [?, ?] and typed assembly language (TAL) [?, ?] evoke interests in low-level code verification. They aim to find a method to address safety properties of assembly code by automatic type-checking. Generating proofs automatically is difficult in many times. So, the work [?] of Yu *et al.* provides the CAP framework to support a Hoare-logic style reasoning for assembly code. However, works on PCC, TAL and CAP only focus on the safety properties of assembly code.

Certifying function call/return in assembly code is difficult, because assembly codes are usually lacking structure. Feng *et al.* develop SCAP framework [?] for verification of assembly code with all kinds of stack-based control abstraction, including function call/return. Our method to handle function call/return is inspired by SCAP. However, most works on CAP, including SCAP, are based on a simply abstract machine model and establish soundness following the syntactic approach of proving type sound. And they also do not give the frame rule for local verification. Myreen's work [?] presents a framework for ARM verification based on a realistic model and can state the functional behavior of ARM program, but doesn't support function call/return verification.

Following the CAP framework, Ni *et al.* present XCAP [?] to solve embedded code pointers (ECPs) problem in assembly code level, and Feng *et al.* extend the basic CAP to handler concurrent multi-threaded assembly code verification. Our current work is not support ECPs and concurrency verifications [?, ?, ?]. So, these work can be the complementaries in our future work.

The existent works about SPARC are less. Wang *et al.* [?] formalize the SPARCV8 ISA in Coq. Their work does not develop a program logic and uses the operational semantics for code reasoning directly. Tan and Apple's work [?] which is a part of Foundational Proof-Carrying Code (FPCC) [?] presents a program logic about reasoning unstructured control flow in machine-language program. Although their logic is implemented on the top of SPARC machine language and provides fine-grained composition rules to compose program segment, the main target of their work is not to design a program logic specially for SPARC code. They do not consider the main features of SPARC in their logic and still treat

function call and return as the first-class function.

We are not the first one to verify a context switch module that Ni *et al.* have used the XCAP framework to certify a machine context management in x86 [?]. However, the programs they proved are implemented by them and context switch module is only 19 lines in their work. We prove a realistic context switch module which is more complex and considers more details and cases for actual execution. Although we does not consider ECPs problem which XCAP can handler well, it does not influence the context switch module that we verified to link with other modules, because it's a function and our logic supports function call/return verification.

Conclusion. We present a program logic for SPARC code verification. Our logic is based on realistic and accurate models of SPARC program, and supports module, local, function call/return and main features of SPARC verification. We also give a semantic approach for soundness establishing and prove the soundness of our logic. We finally apply it to verify a context switch module which has been used in an actual embedded OS kernel. The current work can only handler sequential SPARC program verification for partial correctness, and we will extend our work for concurrency and refinement verification in the future.