

Modular Verification of SPARCV8 Code^{*}

Junpeng Zha¹, Xinyu Feng^{2,✉}, and Lei Qiao³

¹ Nanjing University

² State Key Laboratory for Novel Software Technology, Nanjing University
xyfeng@nju.edu.cn

³ Beijing Institute of Control Engineering

Abstract. Inline assembly code is common in system software to interact with the underlying hardware platforms. Safety and correctness of the assembly code is crucial to guarantee the safety of the whole system. In this paper we propose a practical Hoare-style program logic for verifying SPARC assembly code. The logic supports modular reasoning about the main features of SPARCV8 ISA, including delayed control transfers, delayed writes to special registers, and register windows. We have applied it to verify the main body of a context switch routine in a realistic embedded OS kernel, and extended it to support refinement verification. All of the formalization and proofs have been mechanized in Coq.

1 Introduction

Operating system kernels are at the most foundational layer of computer software systems. To interact directly with hardware, many important components in OS kernels are implemented in assembly, such as the context switch code or the code that manages interrupts. And some other codes that are not required to be written in assembly are also implemented in assembly (*e.g.* `memcpy` in linux v2.6.17.10 [1]), in order to achieve high performance. Their correctness is crucial to ensure the safety and security of the whole system. However, assembly code verification remains a challenging task in existing work on OS kernel verification (*e.g.* [27, 13, 11]), where the assembly code is either unverified or verified based on operational semantics without a general program logic.

SPARC (Scalable Processor ARChitecture) is a CPU instruction set architecture (ISA) with high-performance and great flexibility [3]. It has been widely used in various processors for workstations and embedded systems. The SPARCV8 ISA has some interesting features, which make it a non-trivial task to design a Hoare-style program logic for assembly code.

- *Delayed control transfers.* SPARCV8 has two program counters `pc` and `npc`. The `npc` register points to the next instruction to run. Control-transfer instructions in SPARCV8 change `npc` instead of `pc` to the target program point, while `pc` takes the original value of `npc`. This makes the control transfer to happen one cycle later than the execution of the control transfer instructions.

^{*} This work is supported in part by grants from National Natural Science Foundation of China (NSFC) under Grant Nos. 61632005, 61502442 and 61502031.

CALLER : ... 1 mov 1, %o0 2 call ChangeY 3 save %sp, -64, %sp 4 mov %o0, %l0 ...	ChangeY : 5 rd Y, %l0 6 wr %i0, 0, Y 7 nop 8 nop 9 nop 10 ret 11 restore %l0, 0, %o0
---	---

Fig. 1. An Example for SPARC Code

- *Delayed writes.* The **wr** instruction that writes a special class of registers does not take effect immediately. Instead the write operation is buffered and then executed X cycles later, where X is a predefined system parameter which usually ranges from 0 to 3.
- *Register windows.* SPARCV8 uses register windows and the window rotation mechanism to avoid saving contexts in the stack directly and achieves high performance in context management.

We use a simple example in Fig. 1 to show these three features. The function **CALLER** calls **ChangeY**, which updates the special register **Y** and returns its original value.

ChangeY requires an input parameter as the new value for the special register **Y**. **CALLER** calls **ChangeY** at line 2, and **pc** and **npc** point to line 2 and 3 respectively at this moment. The call instruction changes the value of **pc** to **npc** and let **npc** points to **ChangeY** at line 5, which means the control-flow will not transfer to **ChangeY** in the next cycle, but in the cycle after the execution of the **save** instruction following the call. Similarly, when **ChangeY** returns (at line 10), the control is transferred back to the caller after executing the **restore** instruction at line 11. We call this feature “delayed control transfers”.

SPARCV8 uses the **save** instruction (at line 3 in the example) to save the current context and **restore** (at line 10) to restore it. Its 32 general registers are split into four logic groups as **global** ($r_0 \sim r_7$), **out** ($r_8 \sim r_{15}$), **local** ($r_{16} \sim r_{23}$) and **in** ($r_{24} \sim r_{31}$) registers. Correspondingly, we give aliases “%g₀ ~ %g₇”, “%o₀ ~ %o₇”, “%l₀ ~ %l₇” and “%i₀ ~ %i₇” for these groups respectively. The **out**, **local** and **in** registers form the *current register window*. The **local** registers are for private use in the current context. The **in** and **out** registers are shared with adjacent register windows for parameters passing. The **save** instruction rotates the register window from the current one to the next. Then the **local** and **in** registers in the original window are no longer accessible, and the original **out** registers becomes the **in** registers in the current window. The **restore** instruction does the inverse. The arguments taken by the **save** in this example tells us that, in addition to operate the register window, the execution of this instruction will also assign the value of (**%sp** – 64), where the value of the register **%sp** is taken from the original window, to the **%sp** register in the new register window. The **%sp** register, which is an alias of r_{14} , acts as the stack pointer.

So, “ **save** %sp, -64, %sp ” in this example means that we allocate a new stack frame, whose size is 64 byte, to the callee (**ChangY**). The arguments taken by the **restore** are irrelevant here and can be ignored here.

At line 6, the **wr** instruction tries to update the special register **Y** with the value of $\%i_0 \oplus 0$ (bitwise exclusive OR). However, the write is delayed for X cycles, where X is some predefined system parameter that ranges from 0 to 3. For portability, programmers usually do not rely on the exact value of X and assume it takes the maximum value 3. Therefore three **nop** instructions are inserted. Reading of **Y** earlier than line 9 may give us the old value. This feature is called “delayed writes”.

These features make the semantics of the SPARCV8 code context-dependent. For instance, a read of a special register (*e.g.* the register **Y** in the above example) needs to make sure there are enough instructions executed since the most recent *delayed* write. As another example, the instruction following the **call** can be any instruction in general, but it is not supposed to update the register **r₁₅**, which contains the return address saved by the **call** instruction. In addition, the delayed control transfer and the register windows also allow highly flexible calling conventions. Together, they make it a challenging task to have a Hoare-style program logic for local and modular reasoning of SPARCV8 assembly code.

Working towards a fully certified OS kernel for aerospace crafts whose inline assembly is written in SPARCV8, we try to address these challenges and propose a practical program logic for realistically modelled SPARCV8 code. We have applied our logic to verify the main body of the task context switch routine in the kernel. Then, considering some works, *e.g.* [27, 9], define an abstract assembly primitive **switch** to substitute the concrete implementation of context switch routine, we extend our program logic to support refinement verification to bridge the gap. The extended program logic ensures the *contextual refinement* relation [16, 27] between the implementation of SPARCV8 function and its corresponding abstract assembly primitive. The *contextual refinement* can be represented as the following form, which means that calling the abstract assembly primitive \mathcal{Y} will not produce more observable behaviors than calling their implementation C_{as} under *any context* C :

$$\forall C. C[C_{as}] \subseteq C[\mathcal{Y}]$$

Our work is based on earlier work on assembly code verification but makes the following contributions:

- Our logic supports all the above features of SPARCV8. We redefine basic blocks to include the instruction following the jump or return as the tail of a block, which models the delayed control transfer. To reason about delayed writes, we introduce a modal assertion $\triangleright_t \mathbf{sr} \mapsto w$, saying that the special register **sr** will hold the value w in up to t cycles. We also give logic rules for **save** and **restore** instructions that do register window rotation.
- Following SCAP [10], our logic supports modular reasoning of function calls in a direct-style. We use the standard pre- and post-conditions as function specifications, instead of the binary assertion g used in SCAP. This allows

us to reuse existing techniques (*e.g.* Coq tactics) to simplify the program verification process. The logic rules for function call and return is general and independent of any specific calling convention.

- We give direct-style semantic interpretation for the logic judgments, based on which we establish the soundness. This is different from previous work, which either does syntactic-based soundness proof (*e.g.* SCAP [10]) or treats return code pointers as first-class code pointers and gives CPS-style semantics. Those approaches for soundness make it difficult to verify the interaction between the inline assembly and the C code in the kernel, the latter being verified following a direct-style program logic.
- Context switch of concurrent tasks is an important component in OS kernels. It is usually implemented as inline assembly because of the need to access registers and the stack. We verify the main body of the context switch routine in a realistic embedded OS kernel for aerospace crafts, which consists of around 250 lines of SPARCV8 code.
- In order to support refinement verification, we define a Pseudo-SPARCV8 program as our high-level program, which is multithread and can call abstract assembly primitives. It abstracts or omits some sophisticated mechanism, like register window and delayed writes, in SPARCV8, and makes the program state of Pseudo-SPARCV8 program more simpler than the more realistic SPARCV8 program defined in Sec. 2. So, it provides us more convenient to write the abstract assembly primitive in high-level program.
- We extend the program logic defined before to support refinement verification. The extended logic can ensure the *contextual refinement* between the implementations of SPARCV8 functions and their corresponding abstract assembly primitives.

The program logic, its soundness proof and the verification of the context switch module have been mechanized in Coq[2].

In the rest of paper, we present the program model and operational semantics of SPARCV8 in Sec. 2. Then we propose the program logic in Sec. 3, including the inference rules and the soundness proof, and show how our logic supports the three main features of SPARCV8. We show the verification of the main body of the context switch routine in Sec. 4. The extended program logic to support refinement verification is presented in Sec. 5, and we define high-level Pseudo-SPARCV8 program in Sec. 5.1. Finally we discuss more on related work and conclude in Sec. 6.

2 The SPARCV8 Assembly Language

We introduce the key SPARCV8 instructions, the model of machine states, and the operational semantics in this section.

2.1 Language syntax and states

The machine model and syntax of SPARCV8 assembly language are defined in Fig. 2. Here, we follow the block-based memory [15] used in CompCert, so that

(Word)	$w, f \in \text{Int32}$	(Block)	$b \in \mathbb{Z}$
(Addr)	$l \in \text{Block} \times \text{Word}$	(Val)	$v ::= w \mid l$
(Prog)	$P ::= (C, S, \text{pc}, \text{npc})$	(CodeHeap)	$C \in \text{Word} \rightarrow \text{Comm}$
(State)	$S ::= (M, Q, D)$	(RState)	$Q ::= (R, F)$
(Memory)	$M \in \text{Addr} \rightarrow \text{Val}$	(ProgCount)	$\text{pc}, \text{npc} \in \text{Word}$
(OpExp)	$o ::= r \mid w$	(AddrExp)	$a ::= o \mid r + o$
(Comm)	$c ::= i \mid \text{call } f \mid \text{jmp } a \mid \text{retl} \mid \text{be } f$		
(SimpIns)	$i ::= \text{ld } a \text{ } r_d \mid \text{st } r_s \text{ } a \mid \text{nop} \mid \text{save } r_s \text{ } o \text{ } r_d \mid \text{restore } r_s \text{ } o \text{ } r_d$ $\quad \mid \text{add } r_s \text{ } o \text{ } r_d \mid \text{rd } sr \text{ } r_d \mid \text{wr } r_s \text{ } o \text{ } sr \mid \dots$		
(InstrSeq)	$\mathbb{I} ::= i; \mathbb{I} \mid \text{jmp } a; i \mid \text{call } f; i; \mathbb{I} \mid \text{retl}; i \mid \text{be } f; i; \mathbb{I}$		

Fig. 2. Machine States and Language for SPARCV8 Code

(RegFile)	$R \in \text{RegName} \rightarrow \text{Val}$	(RegName)	$\text{rn} ::= r_0 \mid \dots \mid r_{31} \mid \text{psr} \mid \text{sr}$
(PsrReg)	$\text{psr} ::= n \mid z \mid v \mid c \mid \text{cwp}$	(SpeReg)	$\text{sr} ::= \text{wim} \mid Y \mid \text{asr}_0 \mid \dots \mid \text{asr}_{31}$
(FrameList)	$F ::= \text{nil} \mid \text{fm} :: F$	(Frame)	$\text{fm} := [v_0, \dots, v_7]$
(DelayBuff)	$D ::= \text{nil} \mid (t, \text{sr}, w) :: D$	(DelayCycle)	$t \in \{0, 1, \dots, X\}$

Fig. 3. Register File, Frame List and DelayBuffer

each procedure can have a block of its own stack frame. The memory address l is defined as a pair of its block id and the offset. The type of block is the integer in mathematics represent as \mathbb{Z} , and the type the offset is a 32-bit integer, which we called *word* in our work. So, the value here is either a word w or address l . The whole program configuration P consists of the code heap C , the machine state S , and the program counters pc and npc . The code heap C is a partial function from labels f to commands c . Labels are 32-bit integers (called *words*), which can be viewed as addresses or locations where the commands are saved in code heap. The operand expression o , which is either a general register r or a immediate value w , and address expression a , which is either a operand expression or a sum of the value of register r and an operation expression, are auxiliary definitions used as paramters of commands. Note, the immediate value is a word, and not allowed to be an address in our work. Commands in SPARCV8 can be classified into two categories, the simple instructions i and the control-transfer instructions like `call` and `jmp`.

The machine state S consists of three parts: the memory M , the register state Q which is a pair of register file R and frame list F , and the delay buffer D . As defined in Fig. 3, R is a partial mapping from register names to words. Registers include the general registers r , the processor state register psr and the special registers sr . The processor state register psr contains the integer condition code fields n , z , v and c , which can be modified by the arithmetic and logical instructions and used for conditional control-transfer, and cwp recording the id of the current register window. We explain the frame list F and the delay buffer D below.

Register windows and frame List. SPARCV8 provides 32 general registers, which are split into four groups as `global` ($r_0 \sim r_7$), `out` ($r_8 \sim r_{15}$), `local` ($r_{16} \sim$




Fig. 4. Register Windows (figure taken from [3])

r_{23}) and in ($r_{24} \sim r_{31}$) registers. The latter three groups (out, local and in) form the current *register window*.

At the entry and exit of functions and traps, one may need to save and restore some of the general registers as execution contexts. Instead of saving them into stacks in memory, SPARCv8 uses multiple register windows to form a circular stack, and does window rotation for efficient context save and restore. As shown in Fig. 4, there are N register windows ($N = 8$ here) consisting of $2 \times N$ groups of registers (each group containing 8 registers). The **cwp** register (part of **psr**) records the id number of the current window (**cwp** = 0 in this example).

The in and out registers of each window are shared with its adjacent windows for parameter passing. For example, the in registers of the w_0 is the out registers of the w_1 , and the out registers of the w_0 is the in registers of the w_7 . This explains why we need only $2 \times N$ groups of registers for N windows, while each window consisting of three groups (out, local and in).

To save the context, the **save** instruction rotates the window by decrements the **cwp** pointer (modulo N). So w_7 becomes the current window. The out registers of w_0 becomes the in registers of w_7 . The in and local registers of w_0 become inaccessible. This is like pushing them onto the circular stack. The **restore** instruction does the inverse, which is like a stack pop.

The **wim** register is used as a bit vector to record the end of the stack. Each bit in **wim** corresponds to a register window. The bit corresponding to the last

$$\begin{aligned}
\text{out} &::= [\mathbf{r}_8, \dots, \mathbf{r}_{15}] & \text{local} &::= [\mathbf{r}_{16}, \dots, \mathbf{r}_{23}] & \text{in} &::= [\mathbf{r}_{24}, \dots, \mathbf{r}_{31}] \\
R([\mathbf{r}_i, \dots, \mathbf{r}_{i+k}]) &::= [R(\mathbf{r}_i), \dots, R(\mathbf{r}_{i+k})] \\
R\{\mathbf{r}_i, \dots, \mathbf{r}_{i+7} \rightsquigarrow \text{fm}\} &::= R\{\mathbf{r}_i \rightsquigarrow v_0\} \dots \{\mathbf{r}_{i+7} \rightsquigarrow v_7\} \\
&\text{where fm} = [v_0, \dots, v_7] \\
\\
\text{win_valid}(w_{id}, R) &::= 2^{w_{id}} \& R(\text{wim}) = 0 \\
&\text{where } \& \text{ is the bitwise AND operation.} \\
\text{next_cwp}(w_{id}) &::= (w_{id} + N - 1) \% N & \text{prev_cwp}(w_{id}) &::= (w_{id} + 1) \% N \\
\\
\text{save}(R, F) &::= \begin{cases} (R', F') & \text{if } w'_{id} = \text{next_cwp}(R(\text{cwp})), \text{win_valid}(w'_{id}, R), \\ & F = F'' \cdot \text{fm}_1 \cdot \text{fm}_2, F' = R(\text{local}) :: R(\text{in}) :: F'', \\ & R'' = R\{\text{in} \rightsquigarrow R(\text{out}), \text{local} \rightsquigarrow \text{fm}_2, \text{out} \rightsquigarrow \text{fm}_1\}, \\ & R' = R''\{\text{cwp} \rightsquigarrow w'_{id}\}, \\ \perp & \text{if } \neg \text{win_valid}(\text{next_cwp}(R(\text{cwp})), R) \end{cases} \\
\\
\text{restore}(R, F) &::= \begin{cases} (R', F') & \text{if } w'_{id} = \text{prev_cwp}(R(\text{cwp})), \text{win_valid}(w'_{id}, R), \\ & F = \text{fm}_1 :: \text{fm}_2 :: F'', F' = F'' \cdot R(\text{out}) \cdot R(\text{local}), \\ & R'' = R\{\text{in} \rightsquigarrow \text{fm}_2, \text{local} \rightsquigarrow \text{fm}_1, \text{out} \rightsquigarrow R(\text{in})\}, \\ & R' = R''\{\text{cwp} \rightsquigarrow w'_{id}\}, \\ \perp & \text{if } \neg \text{win_valid}(\text{prev_cwp}(R(\text{cwp})), R) \end{cases}
\end{aligned}$$

Fig. 5. Auxiliary Definitions for Instruction **save** and **restore**

available window is set to 1, which means *invalid*. All other bits are 0 (*i.e.* *valid*). When executing **save** (and **restore**), we need to ensure the next window is valid, in order to avoid the overflow of register window because of the limitation of the number of windows. We use the assertion **win_valid**(w_{id}, R) defined in Fig. 5 to say the window pointed to by w_{id} is valid, given the value of **wim** in R .

We use the frame list F to model the circular stack consisting of register windows. As defined in Fig. 3, a frame is an array of 8 words, modeling a group of 8 registers. F consists of a sequence of frames corresponding to all the register windows except the **out**, **local** and **in** registers in the current window. Then **save** saves the **local** and **in** registers onto the head of F and loads the two groups of register at the *tail* of F to the **local** and **out** registers (and the original **out** registers becomes the **in** group). The **restore** instruction does the inverse. The operations are defined formally in Fig. 5.

The delay buffer. The delay buffer D is a sequence of delayed writes. Because the **wr** instruction does not update the target register immediately, we put the write operation onto the delay buffer. A delayed write is recorded as a triple consisting of the remaining cycles t to be delayed, the target special register **sr** and the value w to be written. Note that we restrict that the value of a special register can only be a word, because the special registers are used to record the state of processor, and there is impossible to store memory addresses in them.

Instruction sequences. We use an instruction sequence \mathbb{I} to model a basic block, *i.e.* a sequence of commands ending with a control transfer. As defined in Fig. 2, we require that a delayed control-transfer instruction must be followed by a simple instruction \mathbf{i} , because the actual control-transfer occurs after the execution of \mathbf{i} . The end of each instruction sequence can only be `jmp` or `retl` followed by a simple instruction \mathbf{i} . Note that we do not view the `call` instruction as the end of a basic block, since the callee is expected to return, following our direct-style semantics for function calls. We define $C[\mathbf{f}]$ to extract an instruction sequence starting from \mathbf{f} in C below.

$$C[\mathbf{f}] = \begin{cases} \mathbf{i}; \mathbb{I} & C(\mathbf{f}) = \mathbf{i} \text{ and } C[\mathbf{f} + 4] = \mathbb{I} \\ c; \mathbf{i} & c = C(\mathbf{f}) \text{ and } c = \text{jmp } \mathbf{a} \text{ or } \text{retl} \\ & \text{and } C(\mathbf{f} + 4) = \mathbf{i} \\ c; \mathbf{i}; \mathbb{I} & c = C(\mathbf{f}) \text{ and } c = \text{call } \mathbf{f} \text{ or } \text{be } \mathbf{f} \\ & \text{and } C(\mathbf{f} + 4) = \mathbf{i} \text{ and } C[\mathbf{f} + 8] = \mathbb{I} \\ \text{undefined} & \text{otherwise} \end{cases}$$

2.2 Operational Semantics

The operational semantics is taken from Wang et al. [26], but we omit features like interrupts and traps. We show the selected rules in Fig. 6. The program transition relation $C \vdash (S, \mathbf{pc}, \mathbf{npc}) \mapsto (S', \mathbf{pc}', \mathbf{npc}')$ is defined in Fig. 6 (a). Before the execution of the instruction pointed by \mathbf{pc} , the delayed writes in D with 0 delay cycles are executed first. The execution of the delayed writes are defined in the form of $(R, D) \Rightarrow (R', D')$, as shown below:

$$\begin{array}{c} \frac{}{(R, \text{nil}) \Rightarrow (R, \text{nil})} \quad \frac{(R, D) \Rightarrow (R', D')}{(R, (t+1, \mathbf{sr}, w) :: D) \Rightarrow (R', (t, \mathbf{sr}, w) :: D')} \\[10pt] \frac{(R, D) \Rightarrow (R', D') \quad \mathbf{sr} \in \text{dom}(R)}{(R, (0, \mathbf{sr}, w) :: D) \Rightarrow (R' \{ \mathbf{sr} \rightsquigarrow w \}, D')} \quad \frac{(R, D) \Rightarrow (R', D') \quad \mathbf{sr} \notin \text{dom}(R)}{(R, (0, \mathbf{sr}, w) :: D) \Rightarrow (R', D')} \end{array}$$

Note that the write of \mathbf{sr} has no effect if \mathbf{sr} is not in the domain of R . Since R is defined as a partial map, we can prove the following lemma.

Lemma 2.1. $(R, D) \Rightarrow (R', D')$ and $R = R_1 \uplus R_2$, if and only if there exists R'_1 and R'_2 , such that $(R_1, D) \Rightarrow (R'_1, D')$, $(R_2, D) \Rightarrow (R'_2, D')$, and $R' = R'_1 \uplus R'_2$.

Here the disjoint union $R_1 \uplus R_2$ represents the union of R_1 and R_2 if they have disjoint domains, and undefined otherwise. This lemma is important to give sound semantics to delay buffer related assertions, as discussed in Sec. 3.

The transition steps for individual instructions are classified into three categories: the control transfer steps ($_ \vdash _ \circ \longrightarrow _$), the steps for `save`, `restore` and `wr` instructions ($_ \bullet \longrightarrow _$), and the steps for other simple instructions ($_ \dashrightarrow _$). The corresponding step transition relations are defined inductively in Fig. 6 (b), (c) and (d) respectively.

Note that, after the control-transfer instructions, \mathbf{pc} is set to \mathbf{npc} and \mathbf{npc} contains the target code pointer. This explains the one cycle delay for the control

$$\frac{(R, D) \Rightarrow (R', D')}{C \vdash ((M, (R', F), D'), \text{pc}, \text{npc}) \circ \longrightarrow ((M', (R'', F'), D''), \text{pc}', \text{npc}')} \\ \frac{}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \mapsto ((M', (R'', F'), D''), \text{pc}', \text{npc}')}$$

(a) Program Transistion

$$\frac{C(\text{pc}) = \text{i} \quad (M, (R, F), D) \bullet \xrightarrow{\text{i}} (M', (R', F'), D')}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \longrightarrow ((M', (R', F'), D'), \text{npc}, \text{npc} + 4)}$$

$$\frac{C(\text{pc}) = \text{jmp a} \quad \llbracket \text{a} \rrbracket_R = \text{f}}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \longrightarrow ((M, (R, F), D), \text{npc}, \text{f})}$$

$$\frac{C(\text{pc}) = \text{call f} \quad \text{r}_{15} \in \text{dom}(R)}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \longrightarrow ((M, (R\{\text{r}_{15} \rightsquigarrow \text{pc}\}, F), D), \text{npc}, \text{f})}$$

$$\frac{C(\text{pc}) = \text{retl} \quad R(\text{r}_{15}) = \text{f}}{C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \longrightarrow ((M, (R, F), D), \text{npc}, \text{f} + 8)}$$

(b) Control Transfer Instruction Transition

$$\frac{(M, R) \xrightarrow{\text{i}} (M', R')}{(M, (R, F), D) \bullet \xrightarrow{\text{i}} (M', (R', F), D)}$$

$$\frac{R(\text{r}_s) = w_1 \quad \llbracket \text{o} \rrbracket_R = w_2 \quad w = w_1 \oplus w_2 \quad \text{sr} \in \text{dom}(R) \quad D' = \text{set_delay}(\text{sr}, w, D)}{(M, (R, F), D) \bullet \xrightarrow{\text{wr } \text{r}_s \text{ o sr}} (M, (R, F), D')}$$

$$\frac{\text{save}(R, F) = (R', F') \quad \llbracket \text{o} \rrbracket_R = w \quad R'' = R'\{\text{r}_d \rightsquigarrow R(\text{r}_s) + w\}}{(M, (R, F), D) \bullet \xrightarrow{\text{save } \text{r}_s \text{ o r}_d} (M, (R'', F'), D)}$$

$$\frac{\text{restore}(R, F) = (R', F') \quad \llbracket \text{o} \rrbracket_R = w \quad R'' = R'\{\text{r}_d \rightsquigarrow R(\text{r}_s) + w\}}{(M, (R, F), D) \bullet \xrightarrow{\text{restore } \text{r}_s \text{ o r}_d} (M, (R'', F'), D)}$$

(c) Save, Restore and Wr instruction Transition

$$\frac{R(\text{sr}) = w \quad \text{r}_d \in \text{dom}(R)}{(M, R) \xrightarrow{\text{rd sr r}_d} (M, R\{\text{r}_d \rightsquigarrow w\})} \quad \frac{R(\text{r}_s) = v_1 \quad \llbracket \text{o} \rrbracket_R = v_2 \quad \text{r}_d \in \text{dom}(R)}{(M, R) \xrightarrow{\text{add r}_s \text{ o r}_d} (M, R\{\text{r}_d \rightsquigarrow v_1 + v_2\})}$$

$$\frac{\llbracket \text{a} \rrbracket_R = l \quad M(l) = v' \quad \text{r}_d \in \text{dom}(R)}{(M, R) \xrightarrow{\text{ld a r}_d} (M, R\{\text{r}_d \rightsquigarrow v'\})}$$

(d) Simple Instruction Transition

$$\llbracket \text{o} \rrbracket_R ::= \begin{cases} R(\text{r}) & \text{if } \text{o} = \text{r} \\ w & \text{if } \text{o} = w, \\ & -4096 \leq w \leq 4095 \\ \perp & \text{otherwise} \end{cases} \quad \llbracket \text{a} \rrbracket_R ::= \begin{cases} \llbracket \text{o} \rrbracket_R & \text{if } \text{a} = \text{o} \\ v_1 + v_2 & \text{if } \text{a} = \text{r} + \text{o}, \quad R(\text{r}) = v_1 \\ & \text{and } \llbracket \text{o} \rrbracket_R = v_2 \\ \perp & \text{otherwise} \end{cases}$$

(e) Expression Semantics

Fig. 6. Selected operational semantics rules

transfer. The `call` instruction saves `pc` into the register `r15`, while `retl` uses `r15 + 8` as the return address (which is the address for the second instruction following the `call`). Evaluation of expressions `a` and `o` is defined as $\llbracket a \rrbracket_R$ and $\llbracket o \rrbracket_R$ in Fig. 6 (e). Here, we define the sum of two values v_1 and v_2 below. The result of $v_1 + v_2$ is legal, if both of the v_1 and v_2 are words (Int32), or v_1 is an address and v_2 is an offset. This is explain why the immediate value in our work is a word, because immediate value usually acts as an offset, which is a word, in the calculation of address.

$$v_1 + v_2 ::= \begin{cases} w_1 + w_2 & \text{if } v_1 = w_1, \text{ and } v_2 = w_2 \\ (b, w_1 + w_2) & \text{if } v_1 = (b, w_1), \text{ and } v_2 = w_2 \\ \perp & \text{otherwise} \end{cases}$$

The `wr` wants to save the bitwise exclusive OR of the operands into the special register `sr`, but it puts the write into the delay buffer D instead of updating R immediately. The operation `set_delay(sr, w, D)` is defined below:

$$\text{set_delay}(\text{sr}, w, D) ::= (X, \text{sr}, w) :: D$$

where X ($0 \leq X \leq 3$) is a predefined system parameter for the delay cycle.

The `save` and `restore` instruction rotate the register windows and update the register file. Their operations over F and R are defined in Fig. 5.

3 Program Logic

In this section, we introduce the assertion language and program logic designed for SPARCV8 program.

3.1 Assertions

$$\begin{aligned} (Asrt) \ p, q ::= & \text{emp} \mid l \mapsto v \mid \text{rn} \mapsto v \mid \triangleright_t \text{sr} \mapsto w \mid p \downarrow \mid \text{cwp} \mapsto \langle w_{id}, F \rangle \\ & \mid p \wedge q \mid p \vee q \mid p * q \mid \mathbf{a} =_a v \mid \mathbf{o} = v \mid \forall x. p \mid \exists x. q \mid \dots \end{aligned}$$

Fig. 7. Syntax of Assertions

We define syntax of assertions in Fig. 7, and their semantics in Fig. 8. We extend separation logic assertions with specifications of delay buffers and register windows. Registers are like variables in separation logic, but are treated as resources. The assertion `emp` says that the memory and the register file are both empty. $l \mapsto v$ specifies a singleton memory cell with value v stored in the address l . $\text{rn} \mapsto v$ says that `rn` is the only register in the register file and it contains the value v . Also `rn` is *not* in the delay buffer. Separating conjunction $p * q$ has the standard semantics as in separation logic [24].

The assertion $\triangleright_t \text{sr} \mapsto w$ describes a delayed write in the delay buffer D . It describes the uncertainty of `sr`'s value in R , which is unknown for now but will

$$\begin{aligned}
S \models \text{emp} &::= S.M = \emptyset \wedge S.Q.R = \emptyset \\
S \models l \mapsto v &::= S.M = \{l \rightsquigarrow v\} \wedge S.Q.R = \emptyset \\
S \models \text{rn} \mapsto v &::= S.Q.R = \{\text{rn} \rightsquigarrow v\} \wedge \text{rn} \notin \text{dom}(S.D) \wedge S.M = \emptyset \\
S \models \triangleright_t \text{sr} \mapsto w &::= \exists k, R', D'. 0 \leq k \leq t+1 \wedge (R, D) \Rightarrow^k (R', D') \wedge \\
&\quad ((M, (R', F), D') \models \text{sr} \mapsto w) \wedge \text{noDup}(D, \text{sr}) \\
&\quad \text{where } S = (M, (R, F), D) \\
S \models p \downarrow &::= \exists R', D'. ((M, (R', F), D') \models p) \wedge (R', D') \Rightarrow (R, D) \\
&\quad \text{where } S = (M, (R, F), D) \\
S \models \text{cwp} \mapsto \langle w_{id}, F \rangle &::= (S \models \text{cwp} \mapsto w_{id}) \wedge \exists F'. F \cdot F' = S.Q.F \\
S \models \mathbf{a} =_a v &::= \llbracket \mathbf{a} \rrbracket_{S.Q.R} = v \wedge \text{word_align}(v) \\
S \models \mathbf{o} = v &::= \llbracket \mathbf{o} \rrbracket_{S.Q.R} = v \\
S \models p_1 * p_2 &::= \exists S_1, S_2. S_1 \models p_1 \wedge S_2 \models p_2 \wedge S = S_1 \uplus S_2 \\
S_1 \uplus S_2 &::= \begin{cases} (M_1 \cup M_2, (R_1 \cup R_2, F), D) & \text{if } M_1 \perp M_2 \wedge R_1 \perp R_2 \wedge \\ & S_1 = (M_1, (R_1, F), D) \wedge S_2 = (M_2, (R_2, F), D) \\ \text{undefined} & \text{otherwise} \end{cases} \\
\text{dom}(D) &::= \begin{cases} \{\text{sr}\} \cup \text{dom}(D') & \text{if } D = (t, \text{sr}, w) :: D' \\ \emptyset & \text{if } D = \text{nil} \end{cases} \\
\text{noDup}(D, \text{sr}) &::= \begin{cases} \text{sr} \notin \text{dom}(D') & \text{if } D = (t, \text{sr}, w) :: D' \\ \text{sr} \neq \text{sr}' \wedge \text{noDup}(D', \text{sr}) & \text{if } D = (t, \text{sr}', w) :: D' \\ \text{True} & \text{if } D = \text{nil} \end{cases}
\end{aligned}$$

Fig. 8. Semantics of Assertions

become w in up to $t+1$ cycles. We use \Rightarrow^k to represent k -step execution of the delayed writes in D . It also requires that there be at most one delayed write for a specific special register sr in D (*i.e.* $\text{noDup}(\text{sr}, D)$). This prevents more than one delayed writes to the same register within 4 instruction cycles, which practically have no restrictions on programming. By the semantics we have

$$\text{sr} \mapsto w \implies \triangleright_t \text{sr} \mapsto w \quad \triangleright_t \text{sr} \mapsto w \implies \triangleright_{t+k} \text{sr} \mapsto w$$

The assertion $p \downarrow$ allows us to reduce the uncertainty by executing one step of the delayed writes. It specifies states reachable after executing one step of delayed writes from those states satisfying p . Therefore we know:

$$(\triangleright_0 \text{sr} \mapsto w) \downarrow \implies \text{sr} \mapsto w \quad (\triangleright_{t+1} \text{sr} \mapsto w) \downarrow \implies \triangleright_t \text{sr} \mapsto w$$

Also it's easy to see that if p syntactically does not contain sub-terms in the form of $\triangleright_t \text{sr} \mapsto w$, then $(p \downarrow) \iff p$.

The following lemma shows $(_) \downarrow$ is distributive over separating conjunction.

Lemma 3.1. $(p * q) \downarrow \iff (p \downarrow) * (q \downarrow)$.

The lemma can be proved following Lemma 2.1.

We use $\text{cwp} \mapsto \langle w_{id}, F \rangle$ to describe the pointer cwp of the current register window and the frame list as a circular stack. Note that F is just a prefix of the

– {(fp, fq)}	fp ::= $\lambda lv. (\%i_0 \mapsto lv[0]) * (\%i_1 \mapsto lv[1]) * (\%i_2 \mapsto lv[2])$
add %i0, %i1, %l7	*%l7 $\mapsto _ * (\mathbf{r}_{15} \mapsto lv[3])$
add %l7, %i2, %l7	fq ::= $\lambda lv. (\%i_0 \mapsto lv[0]) * (\%i_1 \mapsto lv[1]) * (\%i_2 \mapsto lv[2])$
retl	*(%l7 $\mapsto lv[0] + lv[1] + lv[2]) * (\mathbf{r}_{15} \mapsto lv[3])$
nop	

Fig. 9. Example for Function Specification

frame list, since usually we do not need to know contents of the full list. Here we use $F \cdot F'$ to represent the concatenation of lists F and F' . Therefore we have $\text{cwp} \mapsto \langle w_{id}, F \cdot F' \rangle \implies \text{cwp} \mapsto \langle w_{id}, F \rangle$.

The assertions $\mathbf{a} =_a v$ and $\mathbf{o} = v$ describe the value of \mathbf{a} and \mathbf{o} respectively. They are intuitionistic assertions. Since \mathbf{a} is used as an address, we also require it to be properly aligned on a 4-byte boundary. We define **word_align** to represent this restriction below. The result of the address expression \mathbf{a} may be a word, if it's a pointer in code heap, or an memory address, if it's a location of memory.

$$\mathbf{word_align}(v) ::= \exists w. (v = w \vee v = (_, w)) \wedge w\%4 = 0$$

3.2 Inference Rules

The code specification θ and code heap specification Ψ are defined below:

$$\begin{array}{ll} (\text{valList}) \ \iota \in \text{list value} & (\text{pAsrt}) \quad \text{fp, fq} \in \text{valList} \rightarrow \text{Asrt} \\ (\text{CdSpec}) \ \theta ::= (\text{fp}, \text{fq}) & (\text{CdHpSpec}) \ \Psi ::= \{\mathbf{f} \rightsquigarrow \theta\}^* \end{array}$$

The code heap specification Ψ maps the code labels for basic blocks to their specifications θ , which is a pair of pre- and post-conditions. Instead of using normal assertions, the pre- and post-conditions are assertions parameterized over a list of values $lgvl$. They play the role of auxiliary variables — Feeding the pre- and the post-conditions with the same $lgvl$ allows us to establish relationship of states specified in the pre- and post-conditions.

Although we assign a θ to each basic block, the post-condition does not specify the states reached at the end of the block. Instead, it specifies the condition that needs to be specified in the future when the *current function* returns. This follows the idea developed in SCAP [10], but we use the standard unary state assertion instead of the binary state assertions used in SCAP, so that existing proof techniques (such as Coq tactics) for standard Hoare-triples can be applied to simplify the verification process.

We give a simple example in Fig. 9 to show a specification for a function, which simply sums the values of the registers $\%i_0$, $\%i_1$ and $\%i_2$ and writes the result into the register $\%l7$. The specification (fp, fq) says that, when provided with the same lv as argument, the function preserves the value of $\%i_0$, $\%i_1$ and $\%i_2$, $\%l7$ at the end contains the sum of $\%i_0$, $\%i_1$ and $\%i_2$, and the function also preserves the value of \mathbf{r}_{15} , which it uses as the return address. To verify the function, we need to prove that it satisfies (fp lv , fq lv) for all lv .

$$\boxed{\vdash C : \Psi}$$

(Well-Formed Code Heap)

$$\frac{\text{for all } \mathbf{f} \in \text{dom}(\Psi), \iota : \Psi(\mathbf{f}) = (\text{fp}, \text{fq}) \quad \Psi \vdash \{(\text{fp } \iota, \text{fq } \iota)\} \mathbf{f} : C[\mathbf{f}]}{\vdash C : \Psi} \quad (\text{CDHP})$$

$$\boxed{\Psi \vdash \{(p, q)\} \mathbf{f} : \mathbb{I}}$$

(Well-Formed Instruction Sequences)

$$\frac{\vdash \{p \downarrow\} \mathbf{i} \{p'\} \quad \Psi \vdash \{(p', q)\} \mathbf{f} + 4 : \mathbb{I}}{\Psi \vdash \{(p, q)\} \mathbf{f} : \mathbf{i}; \mathbb{I}} \quad (\text{SEQ})$$

$$\frac{p \downarrow \Rightarrow (\mathbf{a} =_a \mathbf{f}') \quad \mathbf{f}' \in \text{dom}(\Psi) \quad \Psi(\mathbf{f}') = (\text{fp}, \text{fq}) \quad \vdash \{p \downarrow \downarrow\} \mathbf{i} \{p'\} \quad \exists \iota, p_r. (p' \Rightarrow \text{fp } \iota * p_r) \wedge (\text{fq } \iota * p_r \Rightarrow q)}{\Psi \vdash \{(p, q)\} \mathbf{f} : \text{jmp } \mathbf{a}; \mathbf{i}} \quad (\text{JMP})$$

$$\frac{\mathbf{f}' \in \text{dom}(\Psi) \quad \Psi(\mathbf{f}') = (\text{fp}, \text{fq}) \quad \Psi \vdash \{(p', q)\} \mathbf{f} + 8 : \mathbb{I} \quad p \downarrow \Rightarrow (\mathbf{r}_{15} \mapsto _) * p_1 \quad \vdash \{(\mathbf{r}_{15} \mapsto \mathbf{f} * p_1) \downarrow\} \mathbf{i} \{p_2\} \quad \exists \iota, p_r. (p_2 \Rightarrow \text{fp } \iota * p_r) \wedge (\text{fq } \iota * p_r \Rightarrow p') \wedge (\text{fq } \iota \Rightarrow \mathbf{r}_{15} = \mathbf{f})}{\Psi \vdash \{(p, q)\} \mathbf{f} : \text{call } \mathbf{f}'; \mathbf{i}; \mathbb{I}} \quad (\text{CALL})$$

$$\frac{p \downarrow \downarrow \Rightarrow (\mathbf{r}_{15} \mapsto \mathbf{f}') * p_1 \quad \vdash \{p_1\} \mathbf{i} \{p_2\} \quad (\mathbf{r}_{15} \mapsto \mathbf{f}') * p_2 \Rightarrow q}{\Psi \vdash \{(p, q)\} \mathbf{f} : \text{retl}; \mathbf{i}} \quad (\text{RETL})$$

$$\boxed{\vdash \{p\} \mathbf{i} \{q\}}$$

(Well-Formed Instructions)

$$\frac{\mathbf{sr} \mapsto _ * p \Rightarrow (\mathbf{r}_s = w_1 \wedge \mathbf{o} = w_2)}{\vdash \{\mathbf{sr} \mapsto _ * p\} \mathbf{wr} \mathbf{r}_s \mathbf{o} \mathbf{sr} \{(\triangleright_3 \mathbf{sr} \mapsto (w_1 \oplus w_2)) * p\}} \quad (\text{WR})$$

$$\frac{}{\vdash \{\mathbf{sr} \mapsto w * \mathbf{r}_d \mapsto _ \} \mathbf{rd} \mathbf{sr} \mathbf{r}_d \{\mathbf{sr} \mapsto w * \mathbf{r}_d \mapsto w\}} \quad (\text{RD})$$

$$\frac{p \Rightarrow (\mathbf{r}_s = v_1 \wedge \mathbf{o} = v_2) \quad w'_{id} = \mathbf{next_cwp}(w_{id}) \quad w \& 2^{w'_{id}} = 0 \quad p \Rightarrow (\mathbf{cwp} \mapsto \langle w_{id}, F \cdot _ \cdot _ \rangle) * (\mathbf{out} \mapsto \text{fm}_o) * (\mathbf{local} \mapsto \text{fm}_l) * (\mathbf{in} \mapsto \text{fm}_i) * p_1 \quad (\mathbf{cwp} \mapsto \langle w'_{id}, \text{fm}_l :: \text{fm}_i :: F \rangle) * (\mathbf{out} \mapsto _) * (\mathbf{local} \mapsto _) * (\mathbf{in} \mapsto \text{fm}_o) * p_1 \Rightarrow \mathbf{r}_d \mapsto _ * p_2}{\vdash \{(\mathbf{wim} \mapsto w) * p\} \mathbf{save} \mathbf{r}_s \mathbf{o} \mathbf{r}_d \{(\mathbf{wim} \mapsto w) * (\mathbf{r}_d \mapsto v_1 + v_2) * p_2\}} \quad (\text{SAVE})$$

where $[\mathbf{r}_i, \dots, \mathbf{r}_{i+7}] \mapsto [w_0, \dots, w_7] ::= \mathbf{r}_i \mapsto w_0 * \dots * \mathbf{r}_{i+7} \mapsto w_7$
and \mathbf{out} , \mathbf{local} and \mathbf{in} are defined in Fig. 5.

$$\frac{p \Rightarrow (\mathbf{r}_s = v_1 \wedge \mathbf{o} = v_2) \quad w'_{id} = \mathbf{prev_cwp}(w_{id}) \quad w \& 2^{w'_{id}} = 0 \quad p \Rightarrow (\mathbf{cwp} \mapsto \langle w_{id}, \text{fm}_1 :: \text{fm}_2 :: F \rangle) * (\mathbf{out} \mapsto _) * (\mathbf{local} \mapsto _) * (\mathbf{in} \mapsto \text{fm}_i) * p_1 \quad (\mathbf{cwp} \mapsto \langle w'_{id}, F \cdot _ \cdot _ \rangle) * (\mathbf{out} \mapsto \text{fm}_i) * (\mathbf{local} \mapsto \text{fm}_1) * (\mathbf{in} \mapsto \text{fm}_2) * p_1 \Rightarrow \mathbf{r}_d \mapsto _ * p_2}{\vdash \{(\mathbf{wim} \mapsto w) * p\} \mathbf{restore} \mathbf{r}_s \mathbf{o} \mathbf{r}_d \{(\mathbf{wim} \mapsto w) * (\mathbf{r}_d \mapsto v_1 + v_2) * p_2\}} \quad (\text{RESTORE})$$

Fig. 10. Selected Inference Rules

Figure 10 shows selected inference rules in our logic. The top rule **CDHP** verifies the code heap C . It requires that every basic block specified in Ψ can be verified with respect to the specification, with any argument ι used to instantiate the pre- and post-conditions.

The **SEQ** rule is applied when meeting an instruction sequence starting with a simple instruction i . The instruction i is verified by the corresponding well-formed instruction rules, with the precondition $p \downarrow$ and some post-condition p' . We use $p \downarrow$ because there is an implicit step executing delayed writes before executing every instruction. The post-condition p' for i is then used as the precondition to verify the remaining part of the instruction sequence.

Delayed control transfers. We distinguish the `jmp` and `call` instructions — The former makes an *intra-function* control transfer, while the latter makes function calls. The **JMP** rule requires that the target address is a valid one specified in Ψ . Starting from the precondition p , after executing the instruction i following **JMP** and the corresponding delayed writes, the post-condition p' of i should satisfy the precondition of the target instruction sequence, with some instantiation ι of the logical variables and a frame assertion p_r . Since the target instruction sequence of `jmp` is in the same function as the `jmp` instruction itself, the post-condition f_q specified at the target address (with the same instantiation ι of the logical variables and the frame assertion p_r) should meet the post-condition q of the current function. As we explained before, the post-condition q does not specify the states reached at the end of the instruction sequence (which are specified by p' instead).

The **CALL** rule is similar to the **JMP** rule in that it also requires the post-condition p_2 of the instruction i following the `call` satisfy the precondition of the target instruction sequence, with some instantiation ι of the logical variables and a frame assertion p_r . Here we need to record that the code label f is saved in r_{15} by the `call` instruction. When the callee returns, its post-condition f_q (with the same instantiation of auxiliary variables ι) needs to ensure r_{15} still contains f , so that the callee returns to the correct address. Also the f_q with the frame p_r needs to satisfy the precondition p' for the remaining instruction sequences of the caller.

The **RETL** rule simply requires that the post-condition q holds at the end of the instruction i following `retl`. Also i cannot touch the register r_{15} , therefore r_{15} specified in p must be the same as in q . Since at the calling point we already required that the post-condition of the callee guarantees r_{15} contains the correct return address, we know r_{15} contains the correct value before `retl`.

Delayed writes and register windows. The bottom layer of our logic is for well-formed instructions. The **WR** rule requires the ownership of the target register sr in the precondition ($sr \mapsto _$). Also it implies there is no delayed writes to sr in the delay buffer (see the semantics defined in Fig. 8). At the end of the delayed write, we use $\triangleright_3 sr \mapsto w_1 \oplus w_2$ to indicate the new value will be ready in up to 3 cycles. Since the maximum delay cycle X cannot be bigger than 3 and the value of X may vary in different systems, programmers usually take a

conservative approach to assume $X = 3$ for portability of code. Our rule reflects this conservative view. The **RD** rule says the special register can be read only if it is not in the delay buffer. The **SAVE** and **RESTORE** rules reflect the save and recovery of the execution contexts, which is consistent with the operational semantics of the **save** and **restore** instructions given in Figs. 5 and 6.

3.3 Semantics and Soundness

We first define the safety of instruction sequences, $\text{safe_insSeq}(C, S, \text{pc}, \text{npc}, q, \Psi)$. It says C can execute safely from S , pc and npc until reaching the end of the current instruction sequence ($C[\text{pc}]$), and q holds if $C[\text{pc}]$ ends with the return instruction **retl**. It is formally defined in Def. 3.2. Here we use “ $_ \mapsto^n _$ ” to represent n -step execution. The definition can ensure the *progress* and *preservations* of the execution of the instruction sequence. *Progress* property means the program can execute a step, when meeting simple instructions, or two steps, when meeting the delayed control transfer instructions, *e.g.* **call** and **jmp**. *Preservations* property means that if the program can execute one or two steps, the remaining part of instruction sequence can still execute safely.

Definition 3.2 (Safety of Instruction Sequences).

$\text{safe_insSeq}(C, S, \text{pc}, \text{npc}, q, \Psi)$ holds if and only if the following are true (we omit the case for **be** here, which is similar to **jmp**):

- if $C(\text{pc}) = \mathbf{i}$ then:
 - there exist $S', \text{pc}', \text{npc}'$, such that $C \vdash (S, \text{pc}, \text{npc}) \mapsto (S', \text{pc}', \text{npc}')$,
 - for any $S', \text{pc}', \text{npc}'$, if $C \vdash (S, \text{pc}, \text{npc}) \mapsto (S', \text{pc}', \text{npc}')$, then $\text{safe_insSeq}(C, S', \text{pc}', \text{npc}', q, \Psi)$.
- if $C(\text{pc}) = \mathbf{jmp} \ a$ then:
 - there exist $S', \text{pc}', \text{npc}'$, such that $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$,
 - for any $S', \text{pc}', \text{npc}'$, if $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$, then there exist $\text{fp}, \text{fq}, \iota$ and p_r , such that the following hold:
 - (1) $\text{npc}' = \text{pc}' + 4$, $\Psi(\text{pc}') = (\text{fp}, \text{fq})$,
 - (2) $S' \models (\text{fp } \iota) * p_r$, $(\text{fq } \iota) * p_r \Rightarrow q$.
- if $C(\text{pc}) = \mathbf{be} \ f$ then:
 - there exist $S', \text{pc}', \text{npc}'$, such that $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$,
 - for any $S', \text{pc}', \text{npc}'$, if $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$, then:
 - * if $S.Q.R(\mathbf{z}) \neq 0$, then there exists $\text{fp}, \text{fq}, \iota, p_r$, such that:
 1. $\text{pc}' = \mathbf{f}$, $\text{npc}' = \mathbf{f} + 4$, and $\Psi(\mathbf{f}) = (\text{fp}, \text{fq})$;
 2. $S' \models (\text{fp } \iota) * p_r$, $(\text{fq } \iota) * p_r \Rightarrow q$;
 - * if $S.Q.R(\mathbf{z}) = 0$, then $\text{safe_insSeq}(C, S', \text{pc}', \text{npc}', q, \Psi)$.
- if $C(\text{pc}) = \mathbf{call} \ f$ then:
 - there exist $S', \text{pc}', \text{npc}'$, such that $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$,
 - for any S', pc' and npc' , if $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$, then there exist $\text{fp}, \text{fq}, \iota$ and p_r , such that the following hold:
 - (1) $\text{npc}' = \text{pc}' + 4$, $\Psi(\text{pc}') = (\text{fp}, \text{fq})$,
 - (2) $S' \models (\text{fp } \iota) * p_r$,
 - (3) for any S' , if $S' \models (\text{fq } \iota) * p_r$, then $\text{safe_insSeq}(C, S', \text{pc} + 8, \text{pc} + 12, q, \Psi)$,
 - (4) for any S' , if $S' \models (\text{fq } \iota)$, then $S'.Q.R(\mathbf{r}_{15}) = \text{pc}$.
- if $C(\text{pc}) = \mathbf{retl}$ then :

- there exist $S', \text{pc}', \text{npc}'$, such that $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$,
- for any S', pc' and npc' , if $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$, then $S' \models q$, $\text{pc}' = S'.Q.R(\text{r}_{15}) + 8$, and $\text{npc}' = S'.Q.R(\text{r}_{15}) + 12$.

Then we can define the semantics for well-formed instruction sequences and well-formed code heap. The semantics of well-formed instruction sequences tells us that for any C , if the instruction sequence starting from label \mathbf{f} is \mathbb{I} , then the instruction sequence \mathbb{I} can execute safely if the initial state S satisfies the precondition p . And the semantics of well-formed code heap says that all the instruction sequences in code heap C given specifications can execute safely.

Definition 3.3 (Judgment Semantics).

- $\Psi \models \{(p, q)\} \mathbf{f} : \mathbb{I}$ if and only if, for all C and S such that $C[\mathbf{f}] = \mathbb{I}$ and $S \models p$, we have $\text{safe_insSeq}(C, S, \mathbf{f}, \mathbf{f} + 4, q, \Psi)$.
- $\models C : \Psi$ if and only if, for all \mathbf{f} , fp and fq such that $\Psi(\mathbf{f}) = (\text{fp}, \text{fq})$, we have $\Psi \models \{(\text{fp } \iota, \text{fq } \iota)\} \mathbf{f} : C[\mathbf{f}]$ for all ι .

Next we define the safety $\text{safe}^n(C, S, \text{pc}, \text{npc}, q, k)$ of whole program execution in Def. 3.4. It says that, starting with pc , npc and the state S , and with the depth k of function calls, the code C either *halts* in less than n steps, with the final state satisfies q , or it executes at least n steps safely. Here we say C halts if it reaches the return point of the topmost function (when the depth k of the function call is 0). In the definition below, the depth k increases by the `call` instruction and decreases by `retl` (unless $k = 0$).

Definition 3.4 (Program Safety). $\text{safe}^0(C, S, \text{pc}, \text{npc}, q, k)$ always holds. $\text{safe}^{n+1}(C, S, \text{pc}, \text{npc}, q, k)$ holds if and only if the following are true:

1. if $C(\text{pc}) \in \{\mathbf{i}, \mathbf{jmp} \mathbf{a}, \mathbf{be} \mathbf{f}\}$, then:
 - there exist $S', \text{pc}', \text{npc}'$, such that $C \vdash (S, \text{pc}, \text{npc}) \mapsto (S', \text{pc}', \text{npc}')$;
 - for any $S', \text{pc}', \text{npc}'$, if $C \vdash (S, \text{pc}, \text{npc}) \mapsto (S', \text{pc}', \text{npc}')$, then $\text{safe}^n(C, S', \text{pc}', \text{npc}', q, k)$;
2. if $C(\text{pc}) = \mathbf{call} \mathbf{f}$, then:
 - there exist $S', \text{pc}', \text{npc}'$ such that $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$;
 - for any $S', \text{pc}', \text{npc}'$, if $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$, then $\text{safe}^n(C, S', \text{pc}', \text{npc}', q, k + 1)$;
3. if $C(\text{pc}) = \mathbf{retl}$, then:
 - there exist $S', \text{pc}', \text{npc}'$ such that $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$;
 - for any $S', \text{pc}', \text{npc}'$, if $C \vdash (S, \text{pc}, \text{npc}) \mapsto^2 (S', \text{pc}', \text{npc}')$, then if $k = 0$ then $S' \models q$ else $\text{safe}^n(C, S', \text{pc}', \text{npc}', q, k - 1)$.

Then the following theorem and corollary show the soundness of our logic. And the correctness of corollary 3.6 guarantees that we can get the correctness of the whole program, if each basic code block or internal function composing it is verified by our program logic.

Theorem 3.5 (Soundness). $\vdash C : \Psi \implies \models C : \Psi$

Corollary 3.6 (Function Safety). If $\Psi \models \{(p, q)\} \text{pc} : C[\text{pc}]$, $S \models p$, and $\models C : \Psi$, then $\forall n. \text{safe}^n(C, S, \text{pc}, \text{pc} + 4, q, 0)$.




Fig. 11. The Structure of Context Switch Module

4 Verifying a Realistic Context Switch Module

We apply our program logic to verify the main body of a context switch routine implemented in SPARCV8, which is used to save the current task's context and restore the new task's context. Figure 11 shows the structure of the code.

- **SwitchEntry** is the entry of the module. It checks **SwitchFlag** to see if a context switch is needed. If yes, it enters the **Window_OK** block.
- **Window_OK** checks if the current task is null (which may happen if the switch follows the delete of the current task). If yes, it jumps to **Adjust_CWP**, which resets the pointer **cwp** of the current register window so that it points to the last valid window. It essentially pops all the frames to empty the circular stack of register windows. If the current task is *not* null, it calls **reg_save** to save the general registers into the TCB, and then enter the code block **Save_UsedWindows** to save other register windows (F in our state model).
- **Save_UsedWindows** saves the register windows (except the current one) into the current task's stack in memory. It checks whether the previous window is valid. If it's valid, use the instruction **restore** to set the previous window as the current one, and save its contents into stack (in memory), then check the previous one continuously.
- **Switch_NewContext** restores the general registers and other register windows from the new task's TCB and its stack in memory, respectively. Then it sets the new task as the current one.

The main complexity of the verification lies in the code manages the register windows. To save all the register windows, **Save_UsedWindows** repetitively restores the next window into general registers (as the current window) and then saves them into memory, until all the windows are saved.

Specification. Below we give the pre- and post-conditions (a_{pre} and a_{post}) of the verified module. Each of them takes 5 arguments, the id of the current task t_c , the id of the new task t_n , the value $flag$ of the **SwitchFlag**, the values env of general registers and all other register windows, and the new task's context nst that needs to be restored.

$$\begin{aligned}
a_{pre}(t_c, t_n, flag, env, nst) &::= Env(env) * (SwitchFlag \mapsto flag) * (TaskNew \mapsto t_n) * \\
&\quad (flag = false \vee CurT(t_c, _, env) * NoCurT(t_n, nst)) \\
a_{post}(t_c, t_n, flag, env, nst) &::= \exists env'. Env(env') * (SwitchFlag \mapsto false) * (TaskNew \mapsto t_n) * \\
&\quad (flag = false \wedge p_env(env) = p_env(env')) * \\
&\quad \vee (CurT(t_n, nst, env') \wedge p_env(env') = nst) * \\
&\quad NoCurT(t_c, p_env(env))
\end{aligned}$$

In the specification, we use $Env(env)$ to specify the values of general registers and the register windows. The variable **TaskNew** records the identifier of the new task. If **SwitchFlag** is false, we do not need any knowledge about the current and the new tasks since there is no context switch. Otherwise we describe the state of the current task (its TCB and stack in memory) using $CurT(t_c, _, env)$, and the saved context of the new task using $NoCurT(t_n, nst)$. Due to space limitation we omit the detailed definitions here.

If we compare a_{pre} and a_{post} , we can see that t_n becomes the current task ($CurT(t_n, nst, env')$), and its general registers and stack, specified by $Env(env')$, are loaded from the saved context nst (i.e. $p_env(env') = nst$). Here $p_env(env')$ refers to the part of the environment that we want to save or restore as context. Correspondingly, t_c becomes non-current-thread, and part of its environment env at the entry of the context switch is saved, as specified by $NoCurT(t_c, p_env(env))$.

Tactics for Automated Reasoning. Cao *et al.*[7] propose a set of practical tactics for verifying C program in Coq.

$$\frac{p_1 \implies p_2}{p_1 * q' \implies p_2 * q'} L_1 \quad \frac{w = w' \quad p_1 \implies p_2}{(l \mapsto w) * p_1 \implies (l \mapsto w') * p_2} L_2$$

One of a important tactic in their work is **sep_cancel**. It has a library, including some rules (e.g. L_1 and L_2 shown above), and uses the rules in library repeatedly to solve “ $p \implies q$ ”. The rules L_1 and L_2 let we can use **sep_cancel** to eliminate the subterms, which describe the same resources, in p and q .

In our work, we add some additional rules $L_3 \sim L_9$ (defined in Fig. 12) to the library of **sep_cancel**. The soundness of rules $L_3 \sim L_9$ can be achieved from the properties of assertions introduced in Sec. 3.1 directly. Aftering extending the original **sep_cancel** tactic, we can find that the correctness proof of the following implication can be accomplished by using the extended **sep_cancel** directly.

$$(\triangleright_3 Y \mapsto w_1 * \triangleright_0 \mathbf{wim} \mapsto w_2 * \mathbf{r}_5 \mapsto w_3) \downarrow \implies \triangleright_2 Y \mapsto w_1 * \mathbf{wim} \mapsto w_2 * \mathbf{r}_5 \mapsto w_3$$

Using the extended **sep_cancel** can greatly simplify our verification work, and improve the efficiency of the code proving.

Proof Efforts in Coq. We omit the code that manages interrupt and float registers in the original system, which are not supported in our logic. The segment we verify has around 250 lines of assembly code, and we verify it by 6690 lines of Coq proof scripts.

$$\begin{array}{c}
\frac{w = w' \quad p_1 \Longrightarrow p_2}{(\mathbf{rn} \mapsto w) * p_1 \Longrightarrow (\mathbf{rn} \mapsto w') * p_2} L_3 \quad \frac{w = w' \quad p_1 \Longrightarrow p_2}{(\triangleright_t \mathbf{st} \mapsto w) * p_1 \Longrightarrow (\triangleright_t \mathbf{st} \mapsto w') * p_2} L_4 \\
\frac{w = w' \quad p_1 \Longrightarrow p_2}{(\triangleright_0 \mathbf{sr} \mapsto w) \downarrow * p_2 \Longrightarrow (\mathbf{sr} \mapsto w) * p_2} L_5 \\
\frac{w = w' \quad p_1 \Longrightarrow p_2}{(\triangleright_{t+1} \mathbf{sr} \mapsto w) \downarrow * p_1 \Longrightarrow (\triangleright_t \mathbf{sr} \mapsto w') \downarrow * p_2} L_6 \\
\frac{w = w' \quad p_1 \Longrightarrow p_2}{(\mathbf{rn} \mapsto w) \downarrow * p_1 \Longrightarrow \mathbf{rn} \mapsto w' * p_2} L_7 \quad \frac{w = w' \quad p_1 \Longrightarrow p_2}{(l \mapsto w) \downarrow * p \Longrightarrow l \mapsto w' * (l \mapsto w') * p'} L_8 \\
\frac{p_1 \Downarrow p'_1 \quad p_2 \Downarrow p'_2}{(p_1 * p_2) \Downarrow p'_1 * p'_2} L_9
\end{array}$$

Fig. 12. Extended rules for Tactic `sep_cancel`

<p>Theorem <code>CtxSwitch_Correct</code> :</p> <p style="padding-left: 20px;"><code>wf_cdhp spec C</code>.</p> <p>Proof.</p> <p style="padding-left: 20px;">... ..</p> <p>Qed.</p> <p style="text-align: center;">(a)</p>	<p>Lemma <code>SwitchEntryProof</code> :</p> <p style="padding-left: 20px;">forall vl,</p> <p style="padding-left: 40px;"><code>spec</code> - { { <code>switch_entry_pre vl</code> } }</p> <p style="padding-left: 40px;"><code>f0 : switch_entry_code</code></p> <p style="padding-left: 40px;">{ { <code>switch_entry_post vl</code> } }.</p> <p>Proof.</p> <p style="padding-left: 20px;">... ..</p> <p>Qed.</p> <p style="text-align: center;">(b)</p>
--	--

Fig. 13. Example of Context Switch Routine Proof in Coq

We give a simple introduction to show how we verify this context switch routine in Coq using our program logic. Fig. 13 (a) is the final theorem of the correctness of context routine in Coq. The “`CtxSwitch_Correct`” is the name of this theorem. And “`wf_cdhp spec C`” is the Coq implementation of well-formed code heap “ $\vdash C : \Psi$ ”. Here, the code heap “`C`” is the code heap storing the context switch code, and “`spec`” is the specifications of each code block. The correctness of this theorem can be proved by the definition of well-formed code heap, which is defined as “`wf_cdhp`” in Coq. According to the definition of “ $\vdash C : \Psi$ ” in Fig. 10, we need to proof the correctness of each code block given specification in code heap. We use `SwitchEntry` as an example of proving the correctness of code block (instruction sequence) in Coq. Fig. 13 (b) shows the lemma describing the correctness of `SwitchEntry` in Coq. This lemma can be viewed as the a Coq implementation of the following properties.

$$\text{for all } \iota. \Psi \vdash \{(a_{pre} \iota, a_{post} \iota)\} f_0 : \text{SwitchEntry}$$

As shown in Fig. 11, the `SwitchEntry` is the entry of the context switch routine. So, its specification is the a_{pre} and a_{post} defined before, according to the meaning of the specification of a code block. The name of this lemma is `SwitchEntryProof` in Coq. The “`switch_entry_pre`” and “`switch_entry_post`” are Coq implementations of pre- and postcondition a_{pre} and a_{post} . The “`v1`” and “`f0`” are logical variables and the starting label of code block `SwitchEntry` in Coq respectively. And the code block `SwitchEntry` is represented as “`switch_entry_code`” in Coq, which is an instruction sequence extracted from code heap “`C`”.

Readers may find that the **CALL** rule in our logic, defined in Fig. 10, doesn’t support the calling of the context switch routine, because the switching of return pointer isn’t permitted. We don’t consider to solve this problem by modifying our **CALL** rule, but address it in another way, proving the context refinement between context switch routine and its abstract assembly primitive `switch`. The **CALL** rule is just used for verifying the internal functions.

5 Refinement Verification for SPARCV8

Inspired by the *relational* program logic for refinement verification, *e.g.* [16, 27], we extend our program logic for SPARCV8 to support refinement verification in this section. We define the low- and high-level program in Sec. 5.1 and Sec. 5.2, and their state relation in Sec. 5.3. The refinement relation and program logic are presented in Sec. 5.4, Sec. 5.5 and Sec. 5.6. Finally, we show the logic soundness in Sec. 5.7.

5.1 High-level Pseudo-SPARCV8 Language

We choose the SPARCV8 program defined in Sec. 2 as the *low-level* program. And let’s think about what the *high-level* program should look like. **First**, the high-level program should be multithreaded, because we hope to verify the `switch` primitive, whose execution will set a ready thread as the current one. **Second**, considering programmers in this level may define various abstract assembly primitives, we should just give the type of the abstract assembly primitive, which is like an interface and its implementation is remained for users to complete. **Third**, the programmers in the high-level don’t need to know the existence of delayed buffer D , The special registers are important and usually used to record the state of the processors. So, modifying them should be carefully and hidden in the implementations of the abstract assembly primitives. **Fourth**, the programmers in the high-level need not understand the full complexities of the *register window* mechanism. They just need to know that we can use instruction `save` to save the contents of the current window, and use `restore` to restore the contexts of the previous procedure. Considering these demands, we define the Pseudo-SPARCV8 program as our high-level program in this subsection.

We define the syntax of the high-level concurrent SPARCV8 language in Fig. 14. The code Π in high-level has two parts : the code heap C , whose definition is

(HCode) $\Pi ::= (C, \Omega)$ (CodeHeap) $C \in \text{Word} \rightarrow \text{Comm}$
 (PrimSet) $\Omega ::= \{f_1 \rightsquigarrow \mathcal{I}_1, \dots, f_n \rightsquigarrow \mathcal{I}_n\}$
 (Prim) $\mathcal{I} \in \text{List Val} \rightarrow \text{HPstate} \rightarrow \text{HPstate} \rightarrow \text{Prop}$
 (Comm) $c ::= i \mid \text{call } f \mid \text{jmp } a \mid \text{retl} \mid \text{be } f$
 (SimpIns) $i ::= \text{save } r_s \text{ o } r_d \mid \text{restore } r_s \text{ o } r_d \mid \text{Psave } w \mid \text{Prestore}$
 $\mid \text{rd sr } r_d \mid \text{wr } r_s \text{ o } r_d \mid \text{print} \mid \dots$
 (HMsg) $\alpha ::= \tau \mid \text{out}(v) \mid \text{call}(f, \bar{v})$

Fig. 14. Syntax of Concurrent Pseudo-SPARCV8 Code

(HProg) $\mathbb{P} ::= (\Pi, \mathbb{S})$ (HState) $\mathbb{S} ::= (T, t, \mathcal{K}, M)$
 (ThrdPool) $T ::= \{t \rightsquigarrow \mathcal{K}\}^*$ (ThrdLcSt) $\mathcal{K} ::= (\mathbb{Q}, \text{pc}, \text{npc})$
 (HRstate) $\mathbb{Q} ::= (\mathbb{R}, b, \mathbb{F})$ (ProgCount) $\text{pc}, \text{npc} \in \text{Word}$
 (Tid) $t \in \mathbb{Z}$ (HRegFile) $\mathbb{R} \in \text{HRegName} \rightarrow \text{Val}$
 (HRegName) $\text{rn} ::= r_0 \mid \dots \mid r_{31} \mid n \mid z \mid c \mid v$
 (HFrmList) $\mathbb{F} ::= \text{nil} \mid (b, \text{fm}_1, \text{fm}_2) :: \mathbb{F}$ (HFrame) $\text{fm} ::= [v_0, \dots, v_7]$

Fig. 15. Machine States for Pseudo-SPARCV8 Code

similar with the one defined in Fig. 2; and a set of abstract primitives Ω , which is a partial mapping from labels to abstract assembly primitive. The code heap C in Π can be viewed as the client code to call abstract assembly primitive. The high-level abstract assembly primitive \mathcal{I} is defined as a relation that takes a list of value as arguments and maps a high-level program state to another. Comparing with the command and simple instruction shown in Fig. 2, we add two pseudo instructions **Psave** w and **Prestore** in simple instruction. In the introduction of the example shown in Fig. 1, we say that the instruction “**save %sp, -64, %sp**” in this example allocate a new register window and a new 64-byte stack frame for callee. Here, we define “**Psave** w ” as a marco of “**save %sp, - w , %sp**”. The **Prestore** will free the current stack frame and restore the contexts of the previous procedure. We also introduce a pseudo instruction **print**, whose execution will occur an output $\text{out}(v)$, to replace the system call of function print. The high-level message α can be either an empty message τ , or an output $\text{out}(v)$, or a $\text{call}(f, \bar{v})$ meaning to call primitive labelled f with arguments \bar{v} .

The machine states of high-level Pseudo-SPARCV8 program is defined in Fig. 15. The high-level program \mathbb{P} is a pair of high-level code Π and high-level state \mathbb{S} . High-level program state is a tuple including: a thread pool T , current thread id t , the thread local state \mathcal{K} of the current thread, and the memory M .

Thread Local State. The thread local state \mathcal{K} is tuple of high-level register state \mathbb{Q} , and program counters **pc** and **npc**. The high-level register state \mathbb{Q} consists : the high-level register file \mathbb{R} , the block of the current stack frame b , and the high-level frame list \mathbb{F} . We can find that the high-level register names **rn** do not include the **cwp** and special registers **sr**, because we require that only the implementation of the abstract assembly primitives will operate them. So, we also *do not* give the semantics for instructions, like **wr**, **rd**, **save**, and **restore**, whose execution will operate these registers, in high-level program. The high-level frame list \mathbb{F} is also different with the F . It’s a list of the triple

$$\begin{array}{c}
\frac{\Pi = (C, \Omega) \quad C \Vdash (\mathcal{K}, M) \circ \xrightarrow{\tau} (\mathcal{K}', M')}{(\Pi, (T, t, \mathcal{K}, M)) \xrightarrow{\tau} (\Pi, (T, t, \mathcal{K}', M'))} \quad \frac{\Pi = (C, \Omega) \quad C \Vdash (\mathcal{K}, M) \circ \xrightarrow{\text{out}(v)} (\mathcal{K}', M)}{(\Pi, (T, t, \mathcal{K}, M)) \xrightarrow{\text{out}(v)} (\Pi, (T, t, \mathcal{K}', M))} \\
\\
\frac{\Pi = (C, \Omega) \quad C \Vdash (\mathcal{K}, M) \circ \xrightarrow{\text{call}(\mathbf{f}, \bar{v})} (\mathcal{K}', M) \quad \Omega(\mathbf{f}) = \mathcal{T} \quad \mathcal{T}(\bar{v})(T, t, \mathcal{K}', M)(T', t', \mathcal{K}'', M')}{(\Pi, (T, t, \mathcal{K}, M)) \xrightarrow{\tau} (\Pi, (T', t', \mathcal{K}'', M'))}
\end{array}$$

(a) High-level Program Transition

$$\begin{array}{c}
\frac{C(\mathbf{pc}) = \mathbf{i} \quad \mathbf{execi}(\mathbf{i}, (\mathbb{Q}, M)) =_{\mathbf{H}} (\mathbb{Q}', M')}{C \Vdash ((\mathbb{Q}, \mathbf{pc}, \mathbf{npc}), M) \circ \xrightarrow{\tau} ((\mathbb{Q}', \mathbf{npc}, \mathbf{npc} + 4), M')} \\
\\
\frac{C(\mathbf{pc}) = \mathbf{call} \ \mathbf{f} \quad \mathbf{r}_{15} \in \text{dom}(\mathbb{R})}{C \Vdash ((\mathbb{R}, b, \mathbb{F}), \mathbf{pc}, \mathbf{npc}), M) \circ \xrightarrow{\tau} ((\mathbb{R}\{\mathbf{r}_{15} \rightsquigarrow \mathbf{pc}\}, b, \mathbb{F}), \mathbf{npc}, \mathbf{f}), M)} \\
\\
\frac{C(\mathbf{pc}) = \mathbf{retl} \quad \mathbb{R}(\mathbf{r}_{15}) = \mathbf{f}}{C \Vdash ((\mathbb{R}, b, \mathbb{F}), \mathbf{pc}, \mathbf{npc}), M) \circ \xrightarrow{\tau} ((\mathbb{R}, b, \mathbb{F}), \mathbf{npc}, \mathbf{f} + 8), M)} \\
\\
\frac{C(\mathbf{pc}) = \mathbf{print} \quad \mathbb{R}(\%o_0) = v}{C \Vdash ((\mathbb{R}, b, \mathbb{F}), \mathbf{pc}, \mathbf{npc}), M) \circ \xrightarrow{\text{out}(v)} ((\mathbb{R}, b, \mathbb{F}), \mathbf{npc}, \mathbf{npc} + 4), M)} \\
\\
\frac{\mathbf{pc} \notin \text{dom}(C) \quad \mathbf{args}(\mathbb{Q}, M, \bar{v})}{C \Vdash ((\mathbb{Q}, \mathbf{pc}, \mathbf{npc}), M) \circ \xrightarrow{\text{call}(\mathbf{pc}, \bar{v})} ((\mathbb{Q}, \mathbf{pc}, \mathbf{npc}), M)}
\end{array}$$

(b) High-level Control Transfer Instruction Transition

$$\begin{array}{c}
\frac{\mathbb{Q} = (\mathbb{R}, b_0, \mathbb{F}) \quad \mathbb{R}' = \mathbb{R}\{\mathbf{out} \rightsquigarrow _, \mathbf{local} \rightsquigarrow _, \mathbf{in} \rightsquigarrow \mathbb{R}(\mathbf{out})\}\{\%sp \rightsquigarrow (b, 0)\} \quad \mathbb{R}(\%sp) = (b_0, 0) \quad \mathbf{alloc}(M, b, 64, w) = M' \quad \mathbb{Q}' = (\mathbb{R}', b, (b_0, \mathbb{R}(\mathbf{local})), \mathbb{R}(\mathbf{in})) :: \mathbb{F}}{\mathbf{execi}(\mathbf{Psave} \ w, (\mathbb{Q}, M)) =_{\mathbf{H}} (\mathbb{Q}', M')} \\
\\
\frac{\mathbb{Q} = (\mathbb{R}, b, (b_0, \mathbf{fm}_1, \mathbf{fm}_2) :: \mathbb{F}) \quad \mathbf{free}(b, M) = M' \quad \mathbb{R}'(\%sp) = (b_0, 0) \quad \mathbb{R}' = \mathbb{R}\{\mathbf{out} \rightsquigarrow \mathbb{R}(\mathbf{in}), \mathbf{local} \rightsquigarrow \mathbf{fm}_1, \mathbf{in} \rightsquigarrow \mathbf{fm}_2\} \quad \mathbb{Q}' = (\mathbb{R}', b_0, \mathbb{F})}{\mathbf{execi}(\mathbf{Prestore}, (\mathbb{Q}, M)) =_{\mathbf{H}} (\mathbb{Q}', M')}
\end{array}$$

(c) High-level Instruction Transition

Fig. 16. Selected operational semantics rules for high-level program

$(b, \mathbf{fm}_1, \mathbf{fm}_2)$. Here, b is the block id of the stack frame of the previous procedure, and \mathbf{fm}_1 and \mathbf{fm}_2 are contexts (\mathbf{local} and \mathbf{in} registers) of this procedure saved. After introducing the state of high-level program, We can define switch primitive switch as an instantiation of \mathcal{T} following:

$$\begin{aligned}
\text{switch} &::= \lambda \bar{v}, \mathbb{S}, \mathbb{S}'. \exists t'. M(\mathbf{TaskNew}) = (t', 0) \wedge T(t') = (\mathbb{Q}', \mathbf{f} + 8, \mathbf{f} + 12) \\
&\quad \wedge T = T'\{t \rightsquigarrow (\mathbb{Q}, \mathbf{pc}, \mathbf{npc})\} \wedge t \neq t' \wedge \bar{v} = \text{nil} \\
&\quad \text{where } \mathbb{S} = (T, t, (\mathbb{Q}, \mathbf{pc}, \mathbf{npc}), M), \mathbb{S}' = (T', t', (\mathbb{Q}', \mathbf{pc}', \mathbf{npc}'), M), \mathbf{f} = \mathbb{Q}'.\mathbb{R}(\mathbf{r}_{15}).
\end{aligned}$$

The execution of switch primitive takes no arguments ($\bar{v} = \text{nil}$), and change the id of current thread according to the pointer saved in location $\mathbf{TaskNew}$.

Operational Semantics in High-level. The operational semantics for high-level Pseudo-SPARCv8 program is defined in Fig. 16. The high-level program

transition relation $(II, \mathbb{S}) \xrightarrow{\alpha} (II, \mathbb{S}')$ is defined in Fig. 16 (a). In each step, the program may either execute the instruction pointed by **pc**, and occur empty message τ or an output $\text{out}(v)$, or call an abstract assembly primitive in primitive set. When calling an abstract assembly primitive, the execution of current thread (defined as $_ \Vdash _ \circ \longrightarrow _$ in Fig. 16 (b)) will occur a message $\text{call}(\mathbf{f}, \bar{v})$, which means that it hopes to call the abstract assembly primitive \mathcal{Y} labelled \mathbf{f} , which is *not* in the domain of code heap C , with arguments \bar{v} (we use “**args**(\mathbb{Q}, M, \bar{v})” to get arguments \bar{v} from high-level state, and its definition is omitted here).

The control transfer step is defined in Fig. 16 (b). Here, the step for simple instruction \mathbf{i} is represented as “**execi**($\mathbf{i}, _$) =_H $_$ ”. We show the state transition relation for pseudo instructions **Psave** w and **Prestore** in Fig. 16 (c). Supposing the current register state \mathbb{Q} is $(\mathbb{R}, b_0, \mathbb{F})$, executing instruction **Psave** w will save the **local** and **in** registers and the block id b_0 of the current stack frame into high-level frame list \mathbb{F} . It also allocates a new block b as a new stack frame in memory (represented as **alloc**($M, b, 64, w$) = M'). The size of the block b is from 64 byte to w byte. The reason why it starts from 64 byte is that the 0 to 64 bytes (16 words) in a stack frame are usually reserved to save the contents of the register window in convention [3] when needed, because the number of register windows is *limited*. However, we don’t need to save the register windows into memory in high-level, because they have already been saved in high-level stack frame \mathbb{F} , whose upper bound is *unlimited*. The instruction **Prestore** does the reverse, freeing the block of current stack frame (represented as **free**(b, M) = M'), and restoring the contexts of the previous procedure saved in \mathbb{F} .

5.2 Low-level SPARCV8 Program

The low-level SPARCV8 program are very closed to the SPARCV8 program defined in Fig. 2. The only difference here is that we use simple instructions and commands defined in Fig. 14. So, the global program transition of the low-level SPARCV8 program is defined as the following form :

$$\frac{(R, F) \Rightarrow (R', F') \quad C \vdash ((M, (R', F), D'), \mathbf{pc}, \mathbf{npc}) \xrightarrow{\tau/\text{out}(v)} (M', (R'', F'), D'')}{C, (M, (R, F), D), \mathbf{pc}, \mathbf{npc} \xrightarrow{\tau/\text{out}(v)} (C, (M, (R'', F'), D''))}$$

Each step of the program produces either an empty message τ , or an output $\text{out}(v)$, which is produced by the instruction **print** and acts as an observable behavior. More details of the low-level program can be found in Appendix A.

5.3 State Relation between Low- and High-level Program

In order to achieve refinement verification, we need to define the states relation as an *invariant* between low- and high-level program. We illustrate this relation, defined as “ $S \sim \mathbb{S}$ ” in Fig. 18, with Fig. 17.

The low-level memory M is splitted into four parts : M_c used to save the context of the current thread t ; M_T saving the contexts of the ready threads; a




Fig. 17. State Relation between Low- and High-level Program State

$$\frac{\begin{array}{l} M = M_c \uplus M_T \uplus \{\text{TaskCur} \rightsquigarrow (t, 0)\} \uplus M' \\ (M_c, Q) \Downarrow_c (t, \mathcal{K}) \quad M_T \Downarrow_r T \setminus \{t\} \quad D = \text{nil} \end{array}}{(M, Q, D) \sim (T, t, \mathcal{K}, M')}$$

Fig. 18. Relation for Whole Program State

singleton memory cell located **TaskCur** saving the current thread id; and shared memory M' . Note, ready threads are threads in thread pool, except the current thread t . The delayed buffer D is nil, because the execution of high-level program will never operate the special registers. The memory M_T used to save the contexts of the ready threads is abstracted as a thread pool in high-level program. Their relation is represented as “ $M_T \Downarrow_r T \setminus \{t\}$ ”. We use “ $(M_c, Q) \Downarrow_c (t, \mathcal{K})$ ” to represent the state relation of current thread t in low- and high-level program. Full definitions of the state relation can be found in Appendix B.

5.4 Correctness of Abstract Assembly Primitive

The correctness of abstract assembly primitive can be defined in terms of *contextual refinement*. Below we will give the formal definition in Def. 5.1. And we use *event trace refinement* proposed by Liang *et al.* [17] here.

Definition 5.1 (Primitive Correctness). $C_{\text{as}} \sqsubseteq \Omega$ iff for any $C, S, \mathbb{S}, \text{pc}$ and npc , if $S \sim \mathbb{S}$, and $\text{ProgSafe}(\mathbb{P})$, then $P \sqsubseteq \mathbb{P}$ holds. where $P = (C \uplus C_{\text{as}}, S, \text{pc}, \text{npc})$, $\mathbb{P} = ((C, \Omega), \mathbb{S})$, and $\mathbb{S}.\mathcal{K} = (_, \text{pc}, \text{npc})$.

Here, we use C_{as} , which is a code heap, to represent the implementation of abstract assembly primitives and Ω to represent the set of corresponding abstract assembly primitives. The contextual refinement between C_{as} and Ω , denoted as $C_{\text{as}} \sqsubseteq \Omega$, says that if and only if for any client code C , low-level program state S , high-level program state \mathbb{S} , program counters pc and npc , if the low- and high-level program states satisfy the state relation $S \sim \mathbb{S}$ and the high-level program will never get stuck, then there is an *event trace refinement* relation between low- and high-level program. The property $\text{ProgSafe}(\mathbb{P})$, which means that the high-level program will never get stuck, is defined below :

$$\text{ProgSafe}(\mathbb{P}) ::= \forall \mathbb{P}'. (\mathbb{P} \Longrightarrow^* \mathbb{P}') \implies (\exists \mathbb{P}'. \mathbb{P}' \Longrightarrow \mathbb{P}'')$$

$$\begin{array}{c}
\text{(EvtTrace)} \quad \mathcal{B} ::= \text{out}(v) :: \mathcal{B} \mid \text{nil} \mid \mathbf{abort} \quad (\text{co-induction}) \\
\\
\frac{\nexists P'. P :: \Longrightarrow^+ P'}{Etr(P, \mathbf{abort})} \quad \frac{P :: \xrightarrow{\tau}^+ P' \quad Etr(P', \text{nil})}{Etr(P, \text{nil})} \quad \frac{P :: \xrightarrow{\text{out}(v)}^+ P' \quad Etr(P', \mathcal{B})}{Etr(P, \text{out}(v) :: \mathcal{B})} \\
\\
\frac{\nexists P'. P :: \Longrightarrow^+ P'}{Etr(P, \mathbf{abort})} \quad \frac{P :: \xrightarrow{\tau}^+ P' \quad Etr(P', \text{nil})}{Etr(P, \text{nil})} \quad \frac{P :: \xrightarrow{\text{out}(v)}^+ P' \quad Etr(P', \mathcal{B})}{Etr(P, \text{out}(v) :: \mathcal{B})} \\
\\
P \sqsubseteq P' ::= \forall \mathcal{B}. Etr(P, \mathcal{B}) \implies Etr(P', \mathcal{B})
\end{array}$$

Fig. 19. Event Trace Refinement

Event Trace Refinement. We define the event trace refinement co-inductively in Fig. 19. “ nil ” means an empty trace. A trace is a sequence of output $\text{out}(v)$, and may end with a abort marker **abort**. $P \sqsubseteq P'$ means that all the event trace generated by the low-level program P can also generated by the high-level program P' . We introduce our extended program logic to ensure the event trace refinement between low- and high-level program in the following subsections.

5.5 Relational Assertion Language

$$\begin{array}{l}
\text{(RelAsrt)} \quad p, q ::= \mathbf{r}\hat{n} \mapsto v \mid l \mapsto v \mid \mathbf{Emp} \mid t \leadsto_c \mathcal{K} \mid t \leadsto_r \mathcal{K} \mid p \mid \langle A \rangle \mid \blacklozenge(w) \\
\quad \mid p \downarrow \mid p \wedge q \mid p \vee q \mid p * q \mid \dots
\end{array}$$

Fig. 20. Syntax of Relational Assertion

Fig. 20 gives the *relational* assertion language, and its semantics is given in Fig. 21. The relational assertions are interpreted over relational states (S, \mathbb{S}, A, w) , which contains the low-level state S , the high-level state \mathbb{S} , the abstract assembly primitive command A defined in Fig. 21, and a word w recording the number of the tokens. The abstract assembly primitive command A is either an abstract assembly primitive \mathcal{Y} parametered with its arguments \bar{v} , or a \perp meaning that the primitive has already been executed. Comparing with the assertion defined before in Fig. 7, the relational assertion p reserves the original assertion p describing the low-level state S , and expands some other assertions, which describing the high-level state.

$\mathbf{r}\hat{n} \mapsto v$ says that value in register $\mathbf{r}\hat{n}$ in high-level register file is v . $l \mapsto v$ specifies a singleton memory cell with value v in the address of the location l in high-level memory. The assertion **Emp** says that the high-level memory and thread pool are both empty, and the low-level state satisfies **emp** defined in Fig. 8. The assertion $t \leadsto_c \mathcal{K}$ and $t \leadsto_r \mathcal{K}$ represent the thread local state of current

$$\begin{aligned}
(S, \mathbb{S}, A, w) \models p &::= S \models p \wedge \mathbb{S}.M = \emptyset \wedge \mathbb{S}.T = \emptyset \\
(S, \mathbb{S}, A, w) \models \mathbf{r}\hat{\mathbf{n}} \mapsto v &::= \exists t, \mathcal{K}. (S, \mathbb{S}, A, w) \models t \rightsquigarrow_c \mathcal{K} \wedge \mathcal{K}.\mathbb{Q}.\mathbb{R}(\mathbf{r}\hat{\mathbf{n}}) = v \\
(S, \mathbb{S}, A, w) \models l \mapsto v &::= \mathbb{S}.M = \{l \rightsquigarrow v\} \wedge \mathbb{S}.T = \emptyset \wedge S \models \mathbf{emp} \\
(S, \mathbb{S}, A, w) \models \mathbf{Emp} &::= \mathbb{S}.M = \emptyset \wedge \mathbb{S}.T = \emptyset \wedge S \models \mathbf{emp} \\
(S, \mathbb{S}, A, w) \models t \rightsquigarrow_c \mathcal{K} &::= \mathbb{S}.t = t \wedge \mathbb{S}.\mathcal{K} = \mathcal{K} \wedge (S, \mathbb{S}, A, w) \models \mathbf{Emp} \\
(S, \mathbb{S}, A, w) \models t \rightsquigarrow_r \mathcal{K} &::= \mathbb{S}.T = \{t \rightsquigarrow \mathcal{K}\} \wedge \mathbb{S}.M = \emptyset \wedge S \models \mathbf{emp} \\
(S, \mathbb{S}, A, w) \models \langle A' \rangle &::= A = A' \wedge (S, \mathbb{S}, A, A) \models \mathbf{Emp} \\
(S, \mathbb{S}, A, w) \models \blacklozenge(w') &::= w' \leq w \wedge (S, \mathbb{S}, A, w) \models \mathbf{Emp} \\
(S, \mathbb{S}, A, w) \models p \downarrow &::= \exists S_1, S_2. S_1 \models p \downarrow \wedge (S_2, \mathbb{S}, A, w) \models p_r \wedge S_2 \models \mathbf{emp} \\
&\text{where } p = p * p_r, S = S_1 \uplus S_2 \\
(S, \mathbb{S}, A, w) \models p * q &::= \exists S_1, S_2, \mathbb{S}_1, \mathbb{S}_2, w_1, w_2. S = S_1 \uplus S_2 \wedge \mathbb{S} = \mathbb{S}_1 \uplus \mathbb{S}_2 \wedge \\
&w = w_1 + w_2 \wedge (S_1, \mathbb{S}_1, A, w_1) \models p \wedge (S_2, \mathbb{S}_2, A, w_2) \models q \\
\\
\mathbb{S}_1 \uplus \mathbb{S}_2 &::= \begin{cases} (T_1 \cup T_2, t, \mathcal{K}, M_1 \cup M_2) & \text{if } T_1 \perp T_2 \wedge M_1 \perp M_2 \wedge \\ & S_1 = (T_1, t, \mathcal{K}, M_1) \wedge S_2 = (T_2, t, \mathcal{K}, M_2) \\ \text{undefined} & \text{otherwise} \end{cases} \\
\\
(\text{PrimCom}) \ A &::= \overline{\Upsilon(\bar{v}) \mid \perp} \quad \overline{\Upsilon(\bar{v})(\mathbb{S})(\mathbb{S}')} \quad \overline{(\perp, \mathbb{S}) \dashrightarrow (\perp, \mathbb{S})}
\end{aligned}$$

Fig. 21. Semantics of Relation Assertion

thread and ready thread respectively. Note the threads in thread pool are viewed resources and can be separated by separation conjunction.

The assertion $\langle A \rangle$ means the current abstract assembly primitive command is A . And the assertion $\blacklozenge(w)$ takes a word w to record the number of the tokens. In the introduce of the inference rules following, we use tokens to avoid infinite loops and recursive calls to make sure the termination preserving of the low-level program. The idea is taken from RGSim-T [17].

5.6 Inference Rules for Refinement Verification

The code specification $\hat{\theta}$ and code heap specification Ψ for refinement verification are defined below :

$$\begin{aligned}
(\text{valList}) \ \iota &\in \text{list value} & (\text{pAsrt}) \quad \mathbb{f}\mathbf{p}, \mathbb{f}\mathbf{q} &\in \text{valList} \rightarrow \text{RelAsrt} \\
(\text{CdSpec}) \ \hat{\theta} &::= (\mathbb{f}\mathbf{p}, \mathbb{f}\mathbf{q}) & (\text{CdHpSpec}) \ \Psi &::= \{\mathbf{f} \rightsquigarrow \hat{\theta}\}^*
\end{aligned}$$

Here, $\mathbb{f}\mathbf{p}$ and $\mathbb{f}\mathbf{q}$ are relational assertions paramterized over a list of values ι . We give a simple example in Fig. 22. We require that, in precondition $\mathbb{f}\mathbf{p}$ and postcondition $\mathbb{f}\mathbf{q}$, the values of the general registers $\%i_0$, $\%i_1$, $\%i_2$, $\%l_7$ and r_{15} are equal with the values of the same registers in high-level register file,

$ \begin{array}{l} - \{(\mathbf{fp}, \mathbf{fq})\} \\ \text{add } \%i_0, \%i_1, \%l_7 \\ \text{add } \%l_7, \%i_2, \%l_7 \\ \text{retl} \\ \text{nop} \end{array} $	$ \begin{array}{l} \mathbf{fp} ::= \lambda lv. (\%i_0 = \%i'_0) * (\%i_1 = \%i'_1) * (\%i_2 = \%i'_2) \\ \quad * (\%l_7 = \%l'_7) * (\mathbf{r}_{15} = \mathbf{r}'_{15}) * \langle \text{ADD} \rangle \\ \mathbf{fq} ::= \lambda lv. (\%i_0 = \%i'_0) * (\%i_1 = \%i'_1) * (\%i_2 = \%i'_2) \\ \quad * (\%l_7 = \%l'_7) * (\mathbf{r}_{15} = \mathbf{r}'_{15}) * \langle \perp \rangle \end{array} $
--	--

$\text{ADD} ::= \lambda \bar{v}, \mathbb{S}, \mathbb{S}'. \mathbb{S}' = (T, t, (\mathbb{R}', b, \mathbb{F}), \mathbb{R}(\mathbf{r}_{15}) + 8, \mathbb{R}(\mathbf{r}_{15}) + 12)$
 where $\mathbb{S} = (T, t, (\mathbb{R}, b, \mathbb{F}), \mathbf{pc}, \mathbf{npc}), \mathbb{R}' = \mathbb{R}\{\%l_7 \rightsquigarrow (\mathbb{R}(\%i_0) + \mathbb{R}(\%i_1) + \mathbb{R}(\%i_2))\}$
 $\mathbf{rn} = \mathbf{rn}' ::= \exists v. \mathbf{rn} \mapsto v * \mathbf{rn} \rightsquigarrow v$

Fig. 22. Example for Function Specification for Refinement Verification

which is restricted by state relation between low- and high-level program. The corresponding abstract assembly primitive **ADD** of this SPARCv8 function shown in Fig. 22 is described in the precondition \mathbf{fp} . In the postcondition \mathbf{fq} , we require that the abstract assembly primitive has executed (shown as $\langle \perp \rangle$).

Fig. 23 shows selected inference rules for refinement verification in our logic. The top rule **WfPrim** verifies the contextual refinement between the code heap C_{as} and its corresponding abstract assembly primitive set Ω . It requires that there exists a code heap specification Ψ_i , such that the internal functions in code heap C_{as} are well-formed ($\vdash C_{\text{as}} : \Psi_i, \mathbf{WfInt}$), and each implementation of abstract assembly primitive ($C_{\text{as}}[\mathbf{f}]$) is correct with respect to its corresponding primitive \mathcal{I} . The $\text{wdSpec}(\mathbf{fp}, \mathbf{fq}, \mathcal{I}(\bar{v}), \iota)$ is used to restrict the form of the specification of primitive's implementation function, and we will discuss it in more details following. Most of the inference rules for verifying the instruction sequence $(\Psi_i \vdash \{(\mathbf{p}, \mathbf{q})\} \mathbf{f} : \mathbb{I})$ are similar with the rules shown in Fig. 10. Here, we require that verifying the instruction **jmp** and **call** will consume a token, shown as $\blacklozenge(1)$, in order to avoid infinite loop and recursive function call. There is an omitted side condition in presentation that: the frame assertion \mathbf{p}_r *does not describe the current thread and primitive command*, which are not separated by separation conjunction $*$. The **ABSCSQ** rule allows us to execute the abstract assembly primitive command. The implication $\mathbf{p} \Rightarrow \mathbf{p}'$ is defined below.

$$\begin{aligned}
& \forall S, \mathbb{S}, A, w. ((S, \mathbb{S}, A, w) \models \mathbf{p}) \implies \\
& \quad \exists S', A', w'. ((A, \mathbb{S}) \dashrightarrow (A', \mathbb{S}')) \wedge ((S, \mathbb{S}', A', w') \models \mathbf{p}')
\end{aligned}$$

The inference rules for instructions are omitted here, because they are no different with the well-formed instruction rules shown in Fig. 10.

Well-defined Specification. We define $\text{wdSpec}(\mathbf{fp}, \mathbf{fq}, \mathcal{I}(\bar{v}), \iota)$ formally in Def. 5.2. It contains three properties that the specifications need to satisfy, and we explain them in turn in the following.

Definition 5.2 (Well-defined Spec). $\text{wdSpec}(\mathbf{fp}, \mathbf{fq}, \mathcal{I}(\bar{v}), \iota)$ holds, iff

1. for any \mathbb{S}, \mathbb{S}' . if $\mathcal{I}(\bar{v})(\mathbb{S})(\mathbb{S}')$ holds, then $\mathbb{S}'.\mathcal{K}.\mathbf{pc} = \mathbf{f} + 8$, $\mathbb{S}'.\mathcal{K}.\mathbf{npc} = \mathbf{f} + 12$ (where $\mathbb{S}'.\mathcal{K}.\mathbb{Q}.\mathbb{R}(\mathbf{r}_{15}) = \mathbf{f}$);

$$\boxed{\Psi \vdash C_{\text{as}} : \Psi_i} \quad (\text{Well-formed Primitive})$$

$$\begin{array}{c}
\vdash C_{\text{as}} : \Psi_i \\
\text{for all } \mathbf{f} \in \text{dom}(\Omega), \bar{v}, \text{ then there exists } \iota : \\
\Psi(\mathbf{f}) = (\mathbb{f}\mathbf{p}, \mathbb{f}\mathbf{q}) \quad \Omega(\mathbf{f}) = \Upsilon \quad \text{wdSpec}(\mathbb{f}\mathbf{p}, \mathbb{f}\mathbf{q}, \Upsilon(\bar{v}), \iota) \\
\Psi_i \vdash \{(\mathbb{f}\mathbf{p} \ \iota, \mathbb{f}\mathbf{q} \ \iota)\} \mathbf{f} : C_{\text{as}}[\mathbf{f}] \\
\hline
\Psi \vdash C_{\text{as}} : \Omega \quad (\text{WfPrim})
\end{array}$$

$$\boxed{\vdash C_{\text{as}} : \Psi_i} \quad (\text{Well-formed Internal Function})$$

$$\begin{array}{c}
\text{for all } \mathbf{f} \in \text{dom}(\Psi_i), \iota : \Psi_i(\mathbf{f}) = (\mathbb{f}\mathbf{p}, \mathbb{f}\mathbf{q}) \quad \Psi_i \vdash \{(\mathbb{f}\mathbf{p} \ \iota, \mathbb{f}\mathbf{q} \ \iota)\} \mathbf{f} : C_{\text{as}}[\mathbf{f}] \\
\hline
\vdash C_{\text{as}} : \Psi_i \quad (\text{WfInt})
\end{array}$$

$$\boxed{\Psi_i \vdash \{(\mathbf{p}, \mathbf{q})\} \mathbf{f} : \mathbb{I}} \quad (\text{Well-formed Instruction Sequences})$$

$$\begin{array}{c}
\vdash \{\mathbf{p} \downarrow\} \mathbf{i} \{\mathbf{p}'\} \quad \Psi_i \vdash \{(\mathbf{p}', \mathbf{q})\} \mathbf{f} + 4 : \mathbb{I} \\
\hline
\Psi_i \vdash \{(\mathbf{p}, \mathbf{q})\} \mathbf{f} : \mathbf{i}; \mathbb{I} \quad (\text{SEQ})
\end{array}$$

$$\begin{array}{c}
\mathbf{p} \downarrow \Rightarrow (\mathbf{a} =_a \mathbf{f}') \quad \mathbf{f}' \in \text{dom}(\Psi_i) \quad \Psi_i(\mathbf{f}') = (\mathbb{f}\mathbf{p}, \mathbb{f}\mathbf{q}) \\
\vdash \{\mathbf{p} \downarrow \downarrow\} \mathbf{i} \{\mathbf{p}' * \blacklozenge(1)\} \quad \exists \iota, \mathbf{p}_r. (\mathbf{p}' \Rightarrow \mathbb{f}\mathbf{p} \ \iota * \mathbf{p}_r) \wedge (\mathbb{f}\mathbf{q} \ \iota * \mathbf{p}_r \Rightarrow \mathbf{q}) \\
\hline
\Psi_i \vdash \{(\mathbf{p}, \mathbf{q})\} \mathbf{f} : \text{jmp } \mathbf{a}; \mathbf{i} \quad (\text{JMP})
\end{array}$$

$$\begin{array}{c}
\mathbf{f}' \in \text{dom}(\Psi_i) \quad \Psi_i(\mathbf{f}') = (\mathbb{f}\mathbf{p}, \mathbb{f}\mathbf{q}) \quad \Psi_i \vdash \{(\mathbf{p}', \mathbf{q})\} \mathbf{f} + 8 : \mathbb{I} \\
\mathbf{p} \downarrow \Rightarrow (\mathbf{r}_{15} \mapsto _) * \mathbf{p}_1 \quad \vdash \{(\mathbf{r}_{15} \mapsto \mathbf{f} * \mathbf{p}_1) \downarrow\} \mathbf{i} \{\mathbf{p}_2 * \blacklozenge(1)\} \\
\exists \iota, \mathbf{p}_r. (\mathbf{p}_2 \Rightarrow \mathbb{f}\mathbf{p} \ \iota * \mathbf{p}_r) \wedge (\mathbb{f}\mathbf{q} \ \iota * \mathbf{p}_r \Rightarrow \mathbf{p}') \wedge (\mathbb{f}\mathbf{q} \ \iota \Rightarrow \mathbf{r}_{15} = \mathbf{f}) \\
\hline
\Psi_i \vdash \{(\mathbf{p}, \mathbf{q})\} \mathbf{f} : \text{call } \mathbf{f}'; \mathbf{i}; \mathbb{I} \quad (\text{CALL})
\end{array}$$

$$\begin{array}{c}
\mathbf{p} \downarrow \downarrow \Rightarrow (\mathbf{r}_{15} \mapsto \mathbf{f}') * \mathbf{p}_1 \quad \vdash \{\mathbf{p}_1\} \mathbf{i} \{\mathbf{p}_2\} \quad (\mathbf{r}_{15} \mapsto \mathbf{f}') * \mathbf{p}_2 \Rightarrow \mathbf{q} \\
\hline
\Psi_i \vdash \{(\mathbf{p}, \mathbf{q})\} \mathbf{f} : \text{retl}; \mathbf{i} \quad (\text{RETL})
\end{array}$$

$$\begin{array}{c}
\mathbf{p} \Rightarrow \mathbf{p}' \quad \Psi_i \vdash \{(\mathbf{p}', \mathbf{q}')\} \mathbf{f} : \mathbb{I} \quad \mathbf{q}' \Rightarrow \mathbf{q} \\
\hline
\Psi_i \vdash \{(\mathbf{p}, \mathbf{q})\} \mathbf{f} : \mathbb{I} \quad (\text{ABSCSQ})
\end{array}$$

Fig. 23. Selected Inference Rules for Refinement Verification

2. for any $\mathbb{S}, \mathbb{S}', \mathbb{S}_r$. if $\Upsilon(\bar{v})(\mathbb{S})(\mathbb{S}')$ and $\mathbb{S} \perp \mathbb{S}_r$, then $\Upsilon(\bar{v})(\mathbb{S} \uplus \mathbb{S}_r)(\mathbb{S}' \uplus \mathbb{S}_r)$;
3. there exists ι, \mathbf{p}_r and w , and the following holds:
 $\text{INV}(\Upsilon(\bar{v}), w, \bar{v}) \Longrightarrow \mathbb{f}\mathbf{p} \ \iota * \mathbf{p}_r$; and $\mathbb{f}\mathbf{q} \ \iota * \mathbf{p}_r \Longrightarrow \text{INV}(\perp, _, _)$.

First, we require that the program counters \mathbf{pc} and \mathbf{npc} in high-level are equal to $\mathbf{f} + 8$ and $\mathbf{f} + 12$ after execution of the abstract assembly primitive, where \mathbf{f} is contained in \mathbf{r}_{15} in high-level register file. This restriction ensures that the low-level function and high-level abstract assembly primitive will return to the same code pointers after execution, because the **RETL** rule in our logic restricts that the execution of low-level program will also return to code pointers according to \mathbf{r}_{15} register in final state of function. **Second**, the execution of abstract assembly primitive satisfies a simple *Frame Property*: if the primitive can execute on a subset of a high-level state safely, then it can also execute safely on the full high-level state. **Third**, there are some *invariants* between low- and




Fig. 24. Logic Ensures State Relation Reestablished

high-level program, holding at the entry of the function. Our logic needs to ensure that the invariant can be reestablished at the exit of function (Fig. 24 gives a more straightforward way to understand this restriction, and we use the purple dashed line to represent this invariant). We define INV to represent this invariant below formally:

$$INV(A, w, \bar{v}) ::= \{(S, \mathbb{S}, A, w) \mid S \sim \mathbb{S} \wedge \exists S'. (A, \mathbb{S}) \dashrightarrow (\perp, S') \wedge \mathbf{args}(\mathbb{S}.K.Q, \mathbb{S}.M, \bar{v})\}$$

The invariant consists of the state relation between low- and high-level program state (define as $S \sim \mathbb{S}$ in Fig. 17), and the safe execution of the primitive command. Including the safe execution of the primitive command is important because we can get some knowledges of high-level program state from safe execution of specific primitive command A . For example, if $INV(\text{switch}(\text{nil}), w, \text{nil})$ holds, we can know that the location `TaskNew` saves a pointer pointing to a ready thread. Otherwise, the execution of primitive `switch` will not be safe.

$$INV(\text{switch}(\text{nil}), w, \text{nil}) \implies \exists t, K. \text{TaskNew} \mapsto (t, 0) * (t \rightsquigarrow_r K) * \text{true}$$

5.7 Logic Ensuring Contextual Refinement

We give the semantics of **WfPrim** rule in Def. 5.3. It says that any high-level abstract assembly primitive can establish a simulation relation with its low-level implementation in code heap C_{as} . We define this simulation relation in Def. 5.4, which means that if there exists a relational state (S, \mathbb{S}, A, w) satisfies the precondition \mathfrak{p} , then we have the simulation $\mathfrak{q} \models (C_{\text{as}}, S, \mathfrak{f}, \mathfrak{f} + 4) \preceq_i^0 (A, \mathbb{S})$ defined in Def. 5.5.

Definition 5.3 (Well-defined Primitive Set Semantics).

$$\begin{aligned} \Psi \models C_{\text{as}} : \Omega &::= \forall \mathfrak{f} \in \text{dom}(\Omega), \bar{v}. \exists \Upsilon, \iota, \mathfrak{fp}, \mathfrak{fq}. \\ &\quad \text{wdSpec}(\mathfrak{fp}, \mathfrak{fq}, \Upsilon(\bar{v}), \iota) \wedge (C_{\text{as}}, \mathfrak{f}) \preceq_{\mathfrak{fp} \ \iota, \mathfrak{fq} \ \iota}^{\mathfrak{fp} \ \iota, \mathfrak{fq} \ \iota} \Upsilon(\bar{v}) \\ &\quad \text{where } \Omega(\mathfrak{f}) = \Upsilon, \Psi(\mathfrak{f}) = (\mathfrak{fp}, \mathfrak{fq}), \text{ and } (C_{\text{as}}, \mathfrak{f}) \preceq^{\mathfrak{p}, \mathfrak{q}} A \text{ is defined in Def. 5.4.} \end{aligned}$$

Definition 5.4 (Simulation for Implementation and Primitive).

$$\begin{aligned} (C_{\text{as}}, \mathfrak{f}) \preceq^{\mathfrak{p}, \mathfrak{q}} A &::= \forall S, \mathbb{S}, w. (S, \mathbb{S}, A, w) \models \mathfrak{p} \implies \\ &\quad \exists i \in \text{Index}. \mathfrak{q} \models (C_{\text{as}}, S, \mathfrak{f}, \mathfrak{f} + 4) \preceq_i^0 (A, \mathbb{S}) \\ &\quad \text{where } \mathfrak{q} \models (C_{\text{as}}, S, \text{pc}, \text{npc}) \preceq_i^k (A, \mathbb{S}) \text{ is defined in Def. 5.5.} \end{aligned}$$

Definition 5.5. Whenever $q \models (C_{\text{as}}, S, \text{pc}, \text{npc}) \preceq_i^k (A, \mathbb{S})$ holds, we have the following holds :

1. if $C_{\text{as}}(\text{pc}) \notin \{\text{call } f, \text{retl}\}$, then:
 - there exists $S', \text{pc}', \text{npc}'$, such that $(C_{\text{as}}, S, \text{pc}, \text{npc}) \xrightarrow{\tau} (C_{\text{as}}, S', \text{pc}', \text{npc}')$;
 - for any $S', \text{pc}', \text{npc}'$, if $(C_{\text{as}}, S, \text{pc}, \text{npc}) \xrightarrow{\tau} (C_{\text{as}}, S', \text{pc}', \text{npc}')$, then one of the following holds:
 - (a) $\exists j < i. q \models (C_{\text{as}}, S', \text{pc}', \text{npc}') \preceq_j^k (A, \mathbb{S})$;
 - (b) there exists $\mathbb{S}', j \in \text{Index}$, such that $(A, \mathbb{S}) \dashrightarrow (\perp, \mathbb{S}')$ and $q \models (C_{\text{as}}, S', \text{pc}', \text{npc}') \preceq_j^k (\perp, \mathbb{S}')$ holds;
2. if $C_{\text{as}}(\text{pc}) = \text{call } f$, then:
 - there exists $S', \text{pc}', \text{npc}'$, such that $(C_{\text{as}}, S, \text{pc}, \text{npc}) \xrightarrow{\tau}^2 (C_{\text{as}}, S', \text{pc}', \text{npc}')$;
 - for any $S', \text{pc}', \text{npc}'$, if $(C_{\text{as}}, S, \text{pc}, \text{npc}) \xrightarrow{\tau}^2 (C_{\text{as}}, S', \text{pc}', \text{npc}')$, then one of the following holds:
 - (a) $\exists j < i. q \models (C_{\text{as}}, S', \text{pc}', \text{npc}') \preceq_j^{k+1} (A, \mathbb{S})$;
 - (b) there exists $\mathbb{S}', j \in \text{Index}$, such that $(A, \mathbb{S}) \dashrightarrow (\perp, \mathbb{S}')$ and $q \models (C_{\text{as}}, S', \text{pc}', \text{npc}') \preceq_j^{k+1} (\perp, \mathbb{S}')$ holds;
3. if $C_{\text{as}}(\text{pc}) = \text{retl}$, then:
 - there exists $S', \text{pc}', \text{npc}'$, such that $(C_{\text{as}}, S, \text{pc}, \text{npc}) \xrightarrow{\tau}^2 (C_{\text{as}}, S', \text{pc}', \text{npc}')$;
 - for any $S', \text{pc}', \text{npc}'$, if $(C_{\text{as}}, S, \text{pc}, \text{npc}) \xrightarrow{\tau}^2 (C_{\text{as}}, S', \text{pc}', \text{npc}')$ then there exists $j \in \text{Index}$, \mathbb{S}' and A' , such that the following holds:
 - (a) either $j < i$, $\mathbb{S}' = \mathbb{S}$ and $A' = A$; or $(A, \mathbb{S}) \dashrightarrow (A', \mathbb{S}')$;
 - (b) if $k = 0$, then there exists w'

$$(S, \mathbb{S}, A', w') \models q \text{ and } A' = \perp$$
 else

$$q \models (C_{\text{as}}, S', \text{pc}', \text{npc}') \preceq_j^{k-1} (A', \mathbb{S}').$$

The definition of simulation $q \models (C_{\text{as}}, S, \text{pc}, \text{npc}) \preceq_i^k (A, \mathbb{S})$ carries an index i , which is used to ensure the termination preserving of simulation, and the depth k of function call. The simulation relation can not only make sure the safe execution of low-level SPARCV8 function, which is similar with the **safe** defined in Def. 3.4, but also ensure the safe execution of the corresponding high-level abstract assembly primitive. The following theorem, whose correctness can be derived from Lemmas 5.6 and 5.7, shows the soundness of our logic, which means that our logic can imply the contextual refinement between implementation C_{as} and the set of abstract assembly primitives Ω .

Lemma 5.6 (Logic Ensures Simulation).

$$\Psi \vdash C_{\text{as}} : \Omega \implies \Psi \models C_{\text{as}} : \Omega$$

Lemma 5.7 (Simulation Implies Primitive Correctness).

$$\Psi \models C_{\text{as}} : \Omega \implies C_{\text{as}} \sqsubseteq \Omega$$

Theorem 5.8 (Logic Soundness).

$$\Psi \vdash C_{\text{as}} : \Omega \implies C_{\text{as}} \sqsubseteq \Omega$$

6 Related Work and Conclusion

There has been much work on assembly or machine code verification. Most of them do not support function calls or simply treat function calls in the continuation-passing style where return addresses are viewed as first class code pointers [21, 4, 18, 19, 29, 22, 25]. SCAP [10] supports assembly code verification with various stack-based control abstractions, including function call and return. We follow the same idea here. However, SCAP gives a syntactic-based soundness proof by establishing the preservation of the syntactic judgment, which makes it difficult to interact with other modules verified in different logic. Since our goal is to verify inline assembly and link the verified code with the verified C programs, we give a direct-style semantic model of the logic judgments. Also SCAP is based on a simplified subset of assembly instructions, while our work is focused on a realistically modeled subset of SPARCV8 instructions.

In terms of the support of realistic instruction sets, previous work on proof-carrying code (PCC) and typed assembly language (TAL) mostly supports subsets of x86. Myreen’s work [20] presents a framework for ARM verification based on a realistic model (but it doesn’t support function call and return).

As part of the Foundational Proof-Carrying Code (FPCC) project [4], Tan and Appel present a program logic \mathcal{L}_c for reasoning about control flow in assembly code [25]. Although \mathcal{L}_c is implemented on top of SPARC machine language, the underlying logic is a type system instead of a full-blown program logic for functional correctness. It reasons about functions in the continuation-passing style. Also handling SPARC features such as delayed writes or delayed control transfers is not the focus of \mathcal{L}_c . There has been work on mechanized semantics of the SPARCV8 ISA. Hou *et al.* [30] model the SPARCV8 ISA in Isabelle/HOL. Wang *et al.* [26] formalize its semantics in Coq. Our operational semantics of SPARCV8 follows Wang *et al.* [26].

Ni *et al.* [23] verify a context switch module of 19 lines in x86 code to show case the support of embedded code pointers (ECP) in XCAP [22]. The context switch module we verify comes from a practical OS kernel, which is more realistic and consists of more than 250 lines of assembly code, but our logic (**CALL** rule) does not really support the switch of return pointers, which requires further extension like OCAP [8]. Our focus is to verify the code manages the register windows, and the function calls made internally. We address this problem of calling context switch routine in another way in our work, such that we can use the extended program logic to verify the contextual refinement between context switch routine and switch primitive. Our extended program logic is inspired by the relational program logic, which has already been well used successfully in the refinement verification of C language [27, 16].

Yang and Hawblitzel [28] verify Verve, an x86 implementation of an experimental operating system. Verve has two levels, the high-level TAL code and the low-level “Nucleus” that provides primitive access to hardware and memory. The Nucleus code is verified automatically using the Z3 SMT solver, while the goal of our work is to generate machine checkable proofs. Another key difference

is the use of different ISAs. Here we give details to verify specific features of SPARCV8 programs.

There have been many techniques and tools proposed for automated program verification (*e.g.* [6, 5]). It is possible to adapt them to verify SPARCV8 code. We propose a new program logic and do the verification in Coq mainly because the work is part of a big project for a fully certified OS kernel for aerospace crafts whose inline assembly is written in SPARCV8. We already have a program logic implemented in Coq for C programs, which allows us to verify C code with Coq proofs. Therefore we want to have a program logic for SPARCV8 so that it can be linked with the logic for C and can generate machine-checkable Coq proofs too. That said, many of the automated verification techniques can be applied to reduce the manual efforts to write Coq proofs, which we would like to study in the future work. We have already shown that it's possible to apply some Coq tactics proposed by Cao *et al.* [7] in our work.

Conclusion. We present a program logic for SPARCV8. Our logic is based on a realistic semantics model and supports main features of SPARCV8, including delayed control transfer, delayed writes, and register windows. We have applied the program logic to verify the main body of the context switch routine in a realistic embedded OS kernel. And we also extend the program logic to support refinement verification. The extended program logic in our current work is designed for verifying the *contextual refinement* between the implementation of context switch routine and `switch` primitive mainly. It will be interesting to improve and use our extended program logic to verify the correctness of more abstract assembly primitives, like thread creating primitive `spawn`, and thread joining primitive `join`, whose execution will add or delete some threads. Our current work can only handle sequential SPARCV8 program verification, and do not consider interrupts in our machine model. Finally, the client code in our contextual refinement verification is SPARCV8 code. However, many works, like [27], use C program as the client code of calling abstract assembly primitive. we would like to link the verified inline assembly with verified C code for whole system verification in the future. Maybe it's possible to follow some compiler verification works, *e.g.* [14, 12], to make sure that the behaviors of the client C code is equivalent with the complied SPARCV8 code, which acts as client code in our work.

References

- [1] Linux v2.6.17.10. <https://elixir.bootlin.com/linux/v2.6.17.10/source/arch>.
- [2] Program logic for SPARCV8 implementation in Coq (project code). <https://github.com/jpzh/VeriSparc>.
- [3] SPARC. <https://gaisler.com/doc/sparcv8.pdf>.
- [4] A. W. Appel. Foundational proof-carrying code. In *Proc. 16th Annual IEEE Symposium on Logic in Computer Science*, pages 85–97, Jan 1998.

- [5] J. Berdine, C. Calcagno, and P. O’Hearn. Smallfoot: Modular automatic assertion checking with separation logic. In *FMCO*, 2005.
- [6] J. Berdine, C. Calcagno, and P. O’Hearn. Symbolic execution with separation logic. In *APLAS*, 2005.
- [7] J. Cao, M. Fu, and X. Feng. Practical tactics for verifying c programs in coq. In *CPP*, pages 97–108, January 2015.
- [8] X. Feng, Z. Ni, Z. Shao, and Y. Guo. An open framework for foundational proof-carrying code. In *TLDI*, pages 67–78, 2007.
- [9] X. Feng, Z. Shao, Y. Guo, and Y. Dong. Certifying low-level programs with hardware interrupts and preemptive threads. In *PLDI*, pages 170–182, 2008.
- [10] X. Feng, Z. Shao, A. Vaynberg, S. Xiang, and Z. Ni. Modular Verification of Assembly Code with Stack-Based Control Abstractions. In *PLDI*, June 2006.
- [11] R. Gu, J. Koenig, T. Ramanandaro, Z. Shao, X. N. Wu, S.-C. Weng, H. Zhang, and Y. Guo. Deep specifications and certified abstraction layers. In *POPL*, pages 595–608, Jan 2015.
- [12] H. Jiang, H. Liang, S. Xiao, J. Zha, and X. Feng. Towards Certified Separate Compilation for Concurrent Programs, June 2019.
- [13] G. Klein, K. Elphinstone, G. Heiser, J. Andronick, D. Cock, P. Derrin, D. Elkaduwe, K. Engelhardt, R. Kolanski, M. Norrish, T. Sewell, H. Tuch, and S. Winwood. seL4: Formal Verification of an OS Kernel. In *SOSP*, pages 207–220, Oct 2009.
- [14] X. Leroy. A formally verified compiler back-end. *Journal of Automated Reasoning*, 43(363), December 2009.
- [15] X. Leroy and S. Blazy. Formal verification of a C-like memory model and its uses for verifying program transformations. *Journal of Automated Reasoning*, 41(1):1–31, July 2008.
- [16] H. Liang and X. Feng. Modular verification of linearizability with non-fixed linearization points. In *PLDI*, pages 459–470, June 2013.
- [17] H. Liang, X. Feng, and Z. Shao. Compositional verification of termination-preserving refinement of concurrent programs. In *LICS*, July 2014.
- [18] G. Morrisett, K. Crary, N. Glew, D. Grossman, R. Samuels, F. Smith, D. Walker, S. Weirich, and S. Zdancewic. Talx86:a realistic typed assembly language. In *1999 ACM SIGPLAN Workshop on Compiler Support for System Software*, pages 25–35, May 1996.
- [19] G. Morrisett, D. Walker, K. Crary, and N. Glew. From System F to typed assembly language. In *POPL*, pages 85–97, Jan 1998.
- [20] M. O. Myreen and M. J. Gordon. Hoare logic for realistically modelled machine code. In *Proc. 13th International Conference on Tools and Algorithms for Construction and Analysis of Systems*, 2007.
- [21] G. C. Necula and P. Lee. Safe Kernel Extensions Without Run-Time Checking. In *Proc. 2nd USENIX Symp. on Operating System Design and Impl*, pages 229–243, 1996.
- [22] Z. Ni and Z. Shao. Certified Assembly Programming with Embedded Code Pointers. In *POPL*, pages 320–333, 2006.
- [23] Z. Ni, D. Yu, and Z. Shao. Using XCAP to Certify Realistic Systems code: Machine context management. In *TPHOLs*, Sept 2007.
- [24] J. Reynolds. Separation logic: a logic for shared mutable data structures. July 2002.
- [25] G. Tan and A. W. Appel. A compositional logic for control flow. In *VMCAI*, Jan 2006.

- [26] J. Wang, M. Fu, L. Qiao, and X. Feng. Formalizing SPARCV8 Instruction Set Architecture in Coq. In *SETTA*, Oct 2017.
- [27] F. Xu, M. Fu, X. Feng, X. Zhang, H. Zhang, and Z. Li. A practical verification framework for preemptive os kernels. In *CAV*, pages 59–79, July 2016.
- [28] J. Yang and C. Hawblitzel. Safe to the last instruction: automated verification of a type-safe operating system. In *PLDI*, pages 99–110, 2010.
- [29] D. Yu, A. H. Nadeem, and Z. Shao. Building certified libraries for PCC : Dynamic storage allocation. *Science of Computer Programming*, 50(1-3):101–127, Mar 2004.
- [30] H. Zhe, D. Sanan, A. Tiu, Y. Liu, and K. C. Hoa. An Executable Formalisation of the SPARCV8 Instruction Set Architecture: A Case Study for the LEON3 Processor. In *FM*, 2016.

A More about Low-level Language

The machine states and syntax low-level SPARCV8 language (defined in Fig. 25) are taken from the model of SPARCV8 defined in Fig. 2. So, we omit some definitions, like `RegName` and `DelayCycle`, which are same as ones defined in Fig. 2 here.

$$\begin{array}{ll}
(\text{LProg}) \ P ::= (C, S, \text{pc}, \text{npc}) & (\text{LState}) \ S ::= (M, Q, D) \\
(\text{LRstate}) \ Q ::= (R, F) & (\text{LRegFile}) \ R ::= \text{RegName} \rightarrow \text{Val} \\
(\text{LFrmList}) \ F ::= \text{nil} \mid \text{fm} :: F & (\text{LFrame}) \ \text{fm} ::= [v_0, \dots, v_7] \\
(\text{DBuf}) \ D ::= \text{nil} \mid (t, X, v) & (\text{LMsg}) \ \beta ::= \tau \mid \text{out}(v)
\end{array}$$

Fig. 25. Machine States and Syntax for Low-level SPARCV8 Language

The low-level program P is a tuple including the code heap C , low-level program state S , program counter `pc` and `npc`. The code heap C is defined in Fig. 14. The low-level program state S uses the block-based memory model M , which is the same as the high-level program. The low-level message does not need `call(f, v)`, because the low-level program does not call abstract assembly primitive, but call its corresponding implementation, which is a function.

Operational Semantics for Low-level Code. The operational semantics for low-level program is defined in Fig. 26. Most of the state transition rules are taken from Fig. 6. Here, we use “`execi(i, _) =L _`” to represent the step for simple instruction i .

The execution of instruction `Psave` is discussed in divided into two cases : (1) if we can successfully set the next register window as the current one (represented as `save(R, F) = (R', F')`), a new stack frame in memory will be allocated (shown as `alloc(M, b, 0, w) = M'`); (2) if we can't set the next register window as the current one (represented as `save(R, F) = undefined`), a windows overflow trap will be triggered, and we redo the instruction `Psave`. The execution of instruction `Prestore` does the reverse. Here, we use “`_ \Uparrow _`” to represent the state transition caused by window overflow trap and use “`_ \Downarrow _`” to represent the state transition caused by window underflow trap. Their formal definitions are shown in Fig. 28.

$$\begin{array}{c}
(R, F) \Rightarrow (R', F') \\
C \vdash ((M, (R', F), D'), \text{pc}, \text{npc}) \circ \xrightarrow{\beta} (M', (R'', F'), D'') \\
\hline
(C, (M, (R, F), D), \text{pc}, \text{npc}) :: \xrightarrow{\beta} (C, (M, (R'', F'), D''))
\end{array}$$

(a) Low-level Program Transition

$$\begin{array}{c}
C(\text{pc}) = \text{i} \quad \text{execi}(\text{i}, (M, Q, D)) =_{\text{L}} (M', Q', D') \\
\hline
C \vdash ((M, Q, D), \text{pc}, \text{npc}) \circ \xrightarrow{\tau} ((M', Q', D'), \text{npc}, \text{npc} + 4) \\
\\
C(\text{pc}) = \text{jmp } a \quad \llbracket a \rrbracket_R = f \\
\hline
C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \xrightarrow{\tau} ((M, (R, F), D), \text{npc}, f) \\
\\
C(\text{pc}) = \text{call } f \quad r_{15} \in \text{dom}(R) \\
\hline
C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \xrightarrow{\tau} ((M, (R\{r_{15} \rightsquigarrow \text{pc}\}, F), D), \text{npc}, f) \\
\\
C(\text{pc}) = \text{retl} \quad R(r_{15}) = f \\
\hline
C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \xrightarrow{\tau} ((M, (R, F), D), \text{npc}, f + 8) \\
\\
C(\text{pc}) = \text{print} \quad R(\%o_0) = v \\
\hline
C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \xrightarrow{\text{out}(v)} ((M, (R, F), D), \text{npc}, \text{npc} + 4) \\
\\
C(\text{pc}) = \text{Psave } w \quad \text{save}(R, F) = \text{undefined} \quad (M, R, F) \uparrow\uparrow (M', R', F') \\
\hline
C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \xrightarrow{\tau} ((M', (R', F'), D), \text{pc}, \text{npc}) \\
\\
C(\text{pc}) = \text{Prestore} \quad \text{restore}(R, F) = \text{undefined} \quad (M, R, F) \downarrow\downarrow (M', R', F') \\
\hline
C \vdash ((M, (R, F), D), \text{pc}, \text{npc}) \circ \xrightarrow{\tau} ((M', (R', F'), D), \text{pc}, \text{npc})
\end{array}$$

(b) Low-level Control Transfer Instruction Transition

$$\begin{array}{c}
\text{alloc}(M, b, 0, w) = M' \quad \text{save}(R, F) = (R', F') \quad R'' = R'\{\%sp \rightsquigarrow (b, 0)\} \\
\hline
\text{execi}(\text{Psave } w, (M, (R, F), D)) =_{\text{L}} (M', (R', F'), D) \\
\\
\text{free}(b, M) = M' \quad \text{restore}(R, F) = (R', F') \\
\hline
\text{execi}(\text{Prestore}, (M, (R, F), D)) =_{\text{L}} (M', (R'', F'), D) \\
\\
\text{save}(R, F) = (R'', F') \quad \llbracket o \rrbracket_R = v \quad R'' = R'\{r_d \rightsquigarrow R(r_s) + v\} \\
\hline
\text{execi}(\text{save } r_s \circ r_d, (M, (R, F), D)) =_{\text{L}} (M', (R', F'), D) \\
\\
\text{restore}(R, F) = (R', F') \quad \llbracket o \rrbracket_R = v \quad R'' = R'\{r_d \rightsquigarrow R(r_s) + v\} \\
\hline
\text{execi}(\text{restore } r_s \circ r_d, (M, (R, F), D)) =_{\text{L}} (M, (R'', F'), D')
\end{array}$$

(c) Low-level Instruction Transition

$$\llbracket o \rrbracket_R ::= \begin{cases} R(r) & \text{if } o = r \\ w & \text{if } o = (b, w') \text{ or } o = w, \\ & -4096 \leq w \leq 4095 \\ \perp & \text{otherwise} \end{cases} \quad \llbracket a \rrbracket_R ::= \begin{cases} \llbracket o \rrbracket_R & \text{if } a = o \\ v_1 + v_2 & \text{if } a = r + o, R(r) = v_1 \\ & \text{and } \llbracket o \rrbracket_R = v_2 \\ \perp & \text{otherwise} \end{cases}$$

(d) Low-level Expression Semantics

Fig. 26. Selected operational semantics rules for low-level program

$$\begin{aligned}
\mathbf{fresh}(b, M) &::= \forall w. (b, w) \notin \text{dom}(M) \\
\mathbf{alloc}(M, b, w_l, w_h) = M' &::= (M' = M \wedge w_l = w_h) \vee \\
&\quad (M' = M\{(b, w_l) \rightsquigarrow _, \dots, (b, w_h - 1) \rightsquigarrow _ \} \wedge \mathbf{fresh}(b, M) \wedge w_l < w_h) \\
\mathbf{free}(b, M) = M' &::= \forall b' \neq b, w'. M'(b', w') = M(b', w') \wedge \nexists w. (b, w) \in \text{dom}(M)
\end{aligned}$$

Fig. 27. Auxiliary Definitions for Memory Operation

$$\begin{array}{c}
\mathbf{save}(\mathbf{save}(R, F)) = (R_0, F_0) \quad R_0(\%sp) = (b_0, 0) \quad R(\mathbf{wim}) = 2^n \\
\quad \{(b_0, 0), \dots, (b_0, 15)\} \subseteq \text{dom}(M) \\
M' = M\{[(b_0, 0), \dots, (b_0, 7)] \rightsquigarrow R_0([\mathbf{local}])\} \{[(b_0, 8), \dots, (b_0, 15)] \rightsquigarrow R_0([\mathbf{in}])\} \\
\mathbf{restore}(\mathbf{restore}(R_0, F_0)) = (R'', F') \quad R' = R''\{\mathbf{wim} \rightsquigarrow 2^{\mathbf{next_cwp}(n)}\} \\
\hline
(M, (R, F)) \uparrow\uparrow (M', (R', F')) \\
\mathbf{restore}(R, F) = (R_0, F_0) \quad R_0(\%sp) = (b_0, 0) \quad R(\mathbf{wim}) = 2^n \\
\quad \{[(b_0, 0), \dots, (b_0, 7)] \rightsquigarrow \mathbf{fm}_1, [(b_0, 8), \dots, (b_0, 15)] \rightsquigarrow \mathbf{fm}_2\} \subseteq M \\
\quad R'_0 = R_0\{\mathbf{local} \rightsquigarrow \mathbf{fm}_1, \mathbf{in} \rightsquigarrow \mathbf{fm}_2\} \\
\mathbf{save}(R'_0, F_0) = (R'', F') \quad R' = R''\{\mathbf{wim} \rightsquigarrow 2^{\mathbf{prev_cwp}(n)}\} \\
\hline
(M, (R, F)) \downarrow\downarrow (M, (R', F'))
\end{array}$$

Fig. 28. Windows Over- and UnderFlow

$$\begin{array}{c}
\overline{(b, \text{nil}, \emptyset) \Downarrow \text{nil}} \quad \frac{M_K = \{(b, \mathbf{fm}_1, \mathbf{fm}_2)\} \uplus M'_K \quad \mathbf{fm}_2[6] = (b', 0) \quad (b', \text{nil}, M'_K) \Downarrow \mathbb{F}}{(b, \text{nil}, M_K) \Downarrow (b, \mathbf{fm}_1, \mathbf{fm}_2) :: \mathbb{F}} \\
\frac{\mathbf{fm}_1 = \mathbf{fm}'_1 \quad \mathbf{fm}_2 = \mathbf{fm}'_2 \quad M_K = \{(b, _, _)\} \uplus M'_K \quad \mathbf{fm}_2[6] = (b', 0) \quad (b', F, M'_K) \Downarrow \mathbb{F}}{(b, \mathbf{fm}_1 :: \mathbf{fm}_2 :: F, M_K) \Downarrow (b, \mathbf{fm}'_1, \mathbf{fm}'_2) :: \mathbb{F}}
\end{array}$$

Fig. 29. Relation for low- and high-level FrameList

B More about State Relation Between Low- and High-level Program

After introducing the definitions of low- and high-level program, we establish the state relation between low- and high-level program in this section. Establishing their state relation is not a trivial task, because there are two major differences low- and high-level program states. **First**, all the procedures' contexts of a specific thread are saved in high-level frame list \mathbb{F} . However, for low-level program, part of the contexts are saved in register windows (modeled as low-level frame list F), the other part of the contexts are saved in corresponding stack frame in memory, because the number of register windows is limited; **Second**, the high-level concurrent Pseudo-SPARCV8 program is multithreaded, but the low-level SPARCV8 program does not have the concept of thread pool.




Fig. 30. Abstraction of Register Windows and Memory

Relation for low- and high-level FrameList. The relation between low- and high-level frame list is defined in Fig. 29. We represent this relation as form “ $(b, F, M_K) \Downarrow \mathbb{F}$ ”. The tuple of b , F and M_K is the state of stack in low-level program, because, in the low-level program, part of the produces’ contexts are saved in frame list F , which can also be understand as a prefix the whole frame list describe in assertion $\text{cwp} \mapsto (_, F)$, the other part of the contexts are saved in corresponding frame list represent as M_K . The high-level frame list \mathbb{F} represents the state of stack in high-level program. Fig. 30 gives a more intuition understanding of this relation. Here, some part of the contexts F (the pink part in the left side of the Fig. 30) are saved in register windows, and the other part of contexts M_K (the green part in the left side of the Fig. 30) are saved in stack frame in memory. However, in high-level state, they are abstracted as list named high-level frame list \mathbb{F} .

As shown in Fig. 29, if the low-level frame list F is nil and the memory is \emptyset , and the high-level frame list \mathbb{F} is nil, it means there is no context stored. If the frame list is nil but the high-level frame list is $(b, \text{fm}_1, \text{fm}_2) :: \mathbb{F}$, it means that the contexts fm_1 and fm_2 are saved in stack frame in memory, whose block identifier is b . Here, we use “ $\{(b, \text{fm}_1, \text{fm}_2)\}$ ” defined below to represent the part of memory saving fm_1 and fm_2 . This memory contains only one block b .

$$\begin{aligned} \{(b, \text{fm}_1, \text{fm}_2)\} &::= \{(b, 0) \rightsquigarrow v_0, (b, 4) \rightsquigarrow v_1, \dots, (b, 28) \rightsquigarrow v_7\} \\ &\quad \uplus \{(b, 32) \rightsquigarrow v'_0, (b, 36) \rightsquigarrow v'_1, \dots, (b, 60) \rightsquigarrow v'_7\} \\ &\text{where } \text{fm}_1 = [v_0, \dots, v_7], \text{ fm}_2 = [v'_0, \dots, v'_7]. \end{aligned}$$

If the frame list is $\text{fm}_1 :: \text{fm}_2 :: F$ and the high-level frame list is $(b', \text{fm}'_1, \text{fm}'_2) :: \mathbb{F}$, it means that the contexts fm_1 and fm_2 have not been saved in block b' . So, we require the contexts fm_1 and fm_2 saved in low-level frame list and the fm'_1 and fm'_2 saved in high-level frame list are equal. The block b' used to save fm_1 and fm_2 has not been used yet, so we don’t care about its contents.

Relation for ThreadPool and low-level Memory. In high-level program, the thread local state of each thread is saved in a thread pool T . However, in low-level program, the local state of each thread is saved in memory (TCB and

$$\begin{aligned}
\text{ctxfm}(R, F) &::= \begin{cases} F_1 & \text{if } R(\text{cwp}) = w_{id}, R(\text{wim}) = 2^n, \text{cwp} \neq n, \\ & F = F_1 \cdot F_2, 0 \leq w_{id}, n \leq N, |F_1| = 2 \times (N + n - w_{id} - 1)\%N \\ \perp & \text{otherwise} \end{cases} \\
R \hookrightarrow \mathbb{R} &::= (\forall i \in \{0, \dots, 31\}. R(\mathbf{r}_i) = \mathbb{R}(\mathbf{r}_i)) \wedge (\forall \mathbf{sr}. \exists w. R(\mathbf{sr}) = w) \\
&\quad \wedge R(\mathbf{n}) = \mathbb{R}(\mathbf{n}) \wedge R(\mathbf{z}) = \mathbb{R}(\mathbf{z}) \wedge R(\mathbf{c}) = \mathbb{R}(\mathbf{c}) \wedge R(\mathbf{v}) = \mathbb{R}(\mathbf{v}) \\
\\
\frac{M_c = M_{\text{ctx}} \uplus M_K \quad \text{dom}(M_{\text{ctx}}) = \text{DomCtxM}(t, b) \quad \text{ctxfm}(R, F) = F' \quad (b, F', M_K) \Downarrow \mathbb{F} \quad R \hookrightarrow \mathbb{R}}{(M_c, (R, F)) \Downarrow_c (t, ((\mathbb{R}, b, \mathbb{F}), \mathbf{pc}, \mathbf{npc}))} \\
\\
\frac{M_1 \Downarrow_r T_1 \quad M_2 \Downarrow_r T_2}{M_1 \uplus M_2 \Downarrow_r T_1 \uplus T_2} \quad \frac{M \blacktriangleright_t Q \quad (M, Q) \Downarrow_c (t, \mathcal{K})}{M \Downarrow_r \{t \rightsquigarrow \mathcal{K}\}}
\end{aligned}$$

Fig. 31. Relation for Thread Pool and low-level Memory

stack). For example, in Sec. 4, we introduce that the execution of the context switch module will save the register state of current thread into its TCB and stack in memory. So, the thread pool in high-level program can be viewed as an abstraction of low-level memory used to store the contexts of threads.

We define the relation between high-level thread pool and the memory used to save context in Fig. 31 formally. We use “ $(M_c, (R, F)) \Downarrow_c (t, ((\mathbb{R}, b, \mathbb{F}), \mathbf{pc}, \mathbf{npc}))$ ” to represent the relation between the thread local states of *current thread* of low- and high-level program. The memory M_c owned the current thread t can be splitted into two parts M_{ctx} and M_K . The M_{ctx} are use the register file, whose domain is represented as $\text{DomCtxM}(t, b)$. It takes two arguments : the identifier t of the current thread and the block b of the stack frame at the top of the stack. Because the context switch module may save the register file in TCB and the stack frame of the current procedure. The other part of the memory M_K is used to save the contexts of the previous procedures, which is abstracted as \mathbb{F} in high-level program. We define $R \hookrightarrow \mathbb{R}$ to represent the relation between the register file R in low-level and \mathbb{R} in high-level program. The operation $\text{ctxfm}(R, F)$ is used to exact the prefix F_1 of the frame list F , which saves the contexts of the previous procedures. Suppoing the value of the cwp is w_{id} , meaning that the id of the current window is w_{id} , and the value of the wim is 2^n , meaning the id n register window is invalid. According to the introduction in Fig. 2.1, we usually set a window invalid to avoid over- and underflow of the register windows. So, we known that register windows id from $(w_{id} + 1)\%N$ to $(n - 1 + N)\%N$ save the contexts of the previous procedures. So, we extract the contents F_1 of them from the whole frame list F .

We define “ $M \Downarrow_r \{t \rightsquigarrow \mathcal{K}\}$ ” to represent the relation between the thread local states of *ready thread* of low- and high-level program. The operation “ $M \blacktriangleright_t Q$ ” means that we can restore the register state Q from memory M . When the context of the ready thread has been restored, we can establish a relation

“(M, Q) $\Downarrow_c (t, \mathcal{K})$ ” between low- and high-level thread local states of thread t . Here, we don’t represent the definitions of $\text{DomCtxM}(t, b)$ and $M \blacktriangleright_t Q$ here, because their definitions are based on the implementation of the context switch routine in OS kernel. And the soundness of our extended program logic does not rely on their concrete definition.

Relation for Whole Program State. Finally, we introduce the state relation for whole program states between low- and high-level program below :

$$\frac{\begin{array}{l} M = M_c \uplus M_T \uplus \{\text{TaskCur} \rightsquigarrow (t, 0)\} \uplus M' \\ (M_c, Q) \Downarrow_c (t, \mathcal{K}) \quad M_T \Downarrow_r T \setminus \{t\} \quad D = \text{nil} \end{array}}{(M, Q, D) \sim (T, t, \mathcal{K}, M')}$$