

NYU-6443-SRAM with BIST

Junqing Zhao -- JZ5954

NYU Tandon School of Engineering

5/3/2023

Content

- 1. Introduction**
- 2. The Complete SRAM Module with BIST**
- 3. BIST Engine**
 - a. Blanket 0 & Blanket 1**
 - b. Checkerboard and Reverse Checkerboard**
 - c. March C- Test**
 - d. March A Test**
- 4. Possible Optimization**

Introduction


The SRAM Module with Built-In Self-Test (BIST) Engine is an innovative and advanced memory solution, designed to provide both high-speed data storage and superior testing capabilities for modern electronic systems. This cutting-edge module combines the exceptional performance of Static Random-Access Memory (SRAM) with an integrated BIST engine, enabling rapid and efficient detection of potential faults and defects during the system's operation.

The primary motivation behind the development of this module is to enhance the reliability and robustness of electronic systems, while reducing the overall cost and complexity of testing procedures. By incorporating the BIST engine directly within the SRAM module, it allows for continuous self-monitoring and testing without the need for external equipment or intervention.

The SRAM Module with BIST Engine not only offers high-speed data access and low power consumption, but also ensures the integrity and longevity of the memory system through its self-test capabilities. This self-contained memory solution is ideal for a wide range of applications, including embedded systems, automotive electronics, telecommunications, and high-performance computing.

The Complete SRAM Module with BIST


Behavioral Simulation:




BIST Engine

Behavioral Simulation:


Blanket 0 & Blanket 1




Checkerboard and Reverse Checkerboard



March C- Test



March A Test



Possible Optimization

There are several possible ways of the improvement of this project, including the enhancement of reliability, efficiency, and performance:

1. Improve the design of memory cells to save space and use less power.
2. Use smarter algorithms in the BIST engine for faster and better testing.
3. Test multiple memory cells at once, or perform different test stages simultaneously.
4. Manage power usage more efficiently during operation and testing.
5. Use error correction codes and fault-tolerant techniques to increase reliability.
6. Make the module easier to test by including design for testability features.

By exploring and implementing these optimization strategies, it is possible to create a more efficient, high-performance, and reliable SRAM Module with BIST Engine that meets the demands of a wide range of applications in today's ever-evolving technological landscape.