


## Microcontroller-Based Digital System Design

## Module 1 Microcontroller Programming Techniques

#### Module 1

- Learning Outcome: "An ability to program a microcontroller to perform various tasks"
  - A. Microcontroller Architecture and Programming Model
  - B. Microcontroller Instruction Set Overview
  - C. Assembly Language Programming Techniques Control Structures
  - D. Assembly Language Programming Techniques Control Structure Applications
  - E. Assembly Language Programming Techniques Table Lookup
  - F. Assembly Language Programming Techniques Parameter Passing
  - G. Assembly Language Programming Techniques Macros and Structured Programming



## Microcontroller-Based Digital System Design

# Module 1-A Microcontroller Architecture and Programming Model

#### Reading Assignment: Meyer Chp 3, pp. 1-29

#### Learning Objectives:

- <u>list</u> differences in "world views" regarding the role of microprocessors
- <u>define</u> characteristics that distinguish microprocessors
- describe the Freescale 68HC(S)12 architecture and programming model
- identify different types of memory and describe how each is used
- identify instruction addressing modes and syntax
- <u>describe</u> the key characteristics of a microprocessor programming model

#### Outline

- Characteristics that distinguish microprocessors
- Taxonomy of microprocessors from an application viewpoint
- Challenges in selecting an educationappropriate microprocessor
- Basic architecture of the Freescale 68HC(S)12
- Instruction formats and data types of the 68HC(S)12

#### Introduction

- Two basic "world views" regarding the role of microprocessors are applicable
  - general-purpose view: a microprocessor is an integral part of a machine that runs "shrink-wrapped" software (or on which user-programmed applications can be developed and run) <u>user programmable</u>
  - <u>embedded view</u>: a microprocessor is a basic digital system building block that can be used to build intelligent products – <u>non-user-programmable</u>

#### Introduction

- Why this distinction is important:
  - → different <u>architectural/organizational</u> characteristics of microprocessors can make them more/less suited for a given application
  - ➤ the "goodness" or "badness" of a particular microprocessor can only be evaluated in the context of the <u>intended</u> <u>application</u>

## Characteristics That Distinguish µPs


- General-purpose applications generally require processors that have the following characteristics:
  - > support <u>time-sharing</u> operating systems
  - >support <u>virtual memory</u>, with multi-level cache and dynamic RAM
  - >support for <u>DMA-driven</u> I/O
  - **≻**large register sets
  - >integrated floating point hardware
  - >primary view of interrupts is that they are "irritations" (called "exceptions")


## Characteristics That Distinguish µPs


- Embedded applications generally require processors that have the following characteristics:
  - flexible interrupt structure interrupts are a "way of life" in event-driven systems
  - ► fast context switch (generally implies need for small register set)
  - mixture of digital and analog I/O (to facilitate a variety of interfaces with external devices)
  - > <u>amenability of assembly-level patching</u> for time-critical code segments


- Common acronyms
  - **CISC**: complex instruction set computer
  - > RISC: reduced instruction set computer
    - -or- reduced instruction set cycles
  - > DSP: digital signal processor
- Bit-width (ALU size) of current devices ranges from 4 to 64

























## Choosing an Education-Appropriate µP

#### Goals:

- introduce basic concepts of computer architecture and machine instruction sets
- provide hands-on experience with a "real" device
- >expose students to the "embedded world"
- Many devices currently available can be used to achieve these goals
- We will use the <u>Freescale 68HC(S)12</u> as our "architecture of choice" and focus on one variant, the 9S12C32

#### Freescale 9S12C32 Development Kit







Several things to note.....

The HCS12 CPU
has the same
architecture and
programming
model as the HC12

VDDA VDDR-VSSA VSSA VDOX-VRH VRH VSSX-Voltage Regulator VRL AN1 AN2 AN3 16K, 32K, 64K, 96K, 128K Byte Flash VDD2--AN4 V882→ AN5 V001--AN5 1K, 2K, 4K Byte RAM V881-AN7 Background BKGD \*\* Debug12 Module 1001 MUX IOC2 XFC -IOC3 VDDPLL→ Timer Module Clock and 1004 VSSPLL→ Reset 1005 COP Watchdog EXTAL-1006 Clock Monitor IOC7 Periodic Interrupt PW0 IRO PW1 System R/₩ PW2 PWM Intégration LSTRE/TAGLO PW3 Module Module ECLK MODA/IPIPED MODB/IPIPE1 NOACG/XCLKS SCI TXD MSCAN is not available on the 9S12GC Family Members MSCAN TXCAN MISO MOSI

Figure 1-1 MC9S12C-Family Block Diagram

23



Several things to note.....

The 9S12C32 module has 2K of SRAM and 32K of Flash (no EEROM)

VDDA VDDR-VSSA VSSA VDOX-VRH VRH VSSX-Voltage Regulator VRL VRL AN1 ■ PAD1 AN2 AN3 16K, 32K, 64K, 96K, 128K Byte Flash VDD2--AN4 V882→ AN5 VDD1--AN5 1K, 2K, 4K Byte RAM V881→ AN7 **Background** HCS12 Debug12 Module 1001 CPU MUX IOC2 XFC+ IOC3 VDDPLL-Timer Module Clock and 1004 Reset 1005 Generation EXTAL-COP Watchdog Module 1006 Clock Monitor Periodic Interrupt IOC7 XIRO PWO IRO PW1 System R/₩ PE2+ PW2 PWM Intégration PE3-LSTRE/TAGLO PW3 Module Module PE4 \*\*\* ECLK PE5+ MODA/IPIPED PW5 PE8 + MODB/IPIPE1 NOACC/XCLKS SCI TXD MSCAN is not available on the 9S12GC Family Members MSCAN TXCAN MISO <> PM2 → PM3 MOSI

Figure 1-1 MC9S12C-Family Block Diagram

Multiplexed



Several things to note.....

The 48-pin version of the chip on this module does not have Ports A & B padded out

VDDA VDDR-VSSA VDOX-VRH VRH VSSX-Voltage Regulator VRL AN1 AN3 16K, 32K, 64K, 96K, 128K Byte Flash VDD2--AN4 V882→ AN5 V001--AN5 1K, 2K, 4K Byte RAM V881-AN7 Background BKGD \*\* HCS12 Debug12 Module 1001 CPU MUX IOC2 XFC+ IOC3 VDDPLL→ Timer Module Clock and 1004 VSSPLL→ Reset 1005 Generation  $EXTAL \rightarrow$ COP Watchdog Module 1006 Clock Monitor IOC7 Periodic Interrupt XIRO PWO IRO PW1 System R/₩ PE2+ PW2 PWM Intégration PE3-LSTRE/TAGLO PW3 Module Module PE4 \*\*\* ECLK PE5 -MODA/IPIPED PE8 + MODB/IPIPE1 NOACC/XCLKS SCI TXD MSCAN is not available on the 9S12GC Family Members MSCAN TXCAN MISO MOSI

Figure 1-1 MC9S12C-Family Block Diagram



**Several things** to note.....

**External interrupt** pins are on Port E

VDDA VDDR-VSSA VSSA VDOX-VRH VRH VSSX-Voltage Regulator VRL VRL AN1 --- PAD1 AN2 AN3 16K, 32K, 64K, 96K, 128K Byte Flash VDD2-AN4 V882→ AN5 → PAD5 V001--AN5 ► PAD6 1K, 2K, 4K Byte RAM V881-AN7 Background BKGD \*\*\* HCS12 Debug12 Module 1001 CPU MUX IOC2 XFC+ IOC3 VDDPLL→ Timer Module Clock and 1004 VSSPLL→ Reset 1005 Generation  $EXTAL \rightarrow$ COP Watchdog Module 1006 XTAL → Clock Monitor Periodic Interrupt IOC7 **XIFIL** PWO THE PW1 System R/₩ PE2 PW2 PWM Intégration PE3 \*\* LSTRE/TAGLO PW3 Module Module PE4 \*\*\* ECLK PE5+ MODA/IPIPED PW5 MODB/IPIPE1 PE8 + NOACC/XCLKS TEST/VPP--SCI TXD MSCAN is not available on the 9S12GC Family Members DDRB MSCAN TXCAN MISO <> PM2 → PM3 MOSI +> PM4 Multiplexed By

Figure 1-1 MC9S12C-Family Block Diagram



Several things to note.....

Real-time interrupt (RTI) module

VDDA VDDR-VSSA VSSA VDOX-VRH VRH VSSX-Voltage Regulator VRL VRL AN1 -- PAD1 AN2 AN3 16K, 32K, 64K, 96K, 128K Byte Flash VDD2-AN4 V882→ AN5 → PAD5 V001--AN5 1K, 2K, 4K Byte RAM V881-AN7 Background BKGD \*\*\* HCS12 Debug12 Module 1001 CPU MUX IOC2 XFC+ IOC3 VDDPLL→ Timer Module Clock and 1004 VSSPLL→ Reset 1005 Generation COP Watchdog  $EXTAL \rightarrow$ Module 1006 XTAL → Clock Monitor IOC7 Periodic Interrupt PWO PW1 PE1→ System PE2+ PW2 PWM Intégration PW3 Module Module ECLK PE6+ MODA/IPIPED PW5 MODB/IPIPE1 NOACC/XCLKS SCI TXD MSCAN is not available on the 9S12GC Family Members DDRB MSCAN TXCAN MISO <> PM2 → PM3 SPL MOSI +> PM4 Multiplexed 5

Figure 1-1 MC9S12C-Family Block Diagram



Several things to note.....

Analog-to-digital (ATD) converter module – inputs are on Port PAD

VDDR-VDOX-VSSX-Voltage Regulator VEL ANH AND ANE 16K, 32K, 64K, 96K, 128K Byte Flash VDD2-ANH V882→ ANE V001--ANE 1K, 2K, 4K Byte RAM V881-ANT Background BKGD \*\* HCS12 Debug12 Module 1001 MUX IOC2 XFC+ IOC3 VDDPLL→ Clock and 1004 VSSPLL→ Reset 1005 Generation  $EXTAL \rightarrow$ JP Watchdog Module Clock Monitor 1006 XTAL → Periodic Interrupt IOC7 PWO PW1 PE1→ System PE2+ PW2 PWM Intégration PW3 Module Module ECLK PE6 MODA/IPIPED MODB/IPIPE1 NOACC/XCLKS SCI TXD MSCAN is not available on the 9S12GC Family Members MSCAN TXCAN MISO MOSI

Figure 1-1 MC9S12C-Family Block Diagram

Multiplexed B



Several things to note.....

Timer (TIM)
module – I/O on
Port T

VDDA VDDA ATD VDDR-VSSA VSSA VDQX-+ VRH VRH VSSX-Voltage Regulator VRL VRL AN1 ↔ PAD1 AN2 AN3 16K, 32K, 64K, 96K, 128K Byte Flash VDD2-+ AN4 V882→ AN5 PAD5 V001--AN5 1K, 2K, 4K Byte RAM V881-AN7 Background BKGD \*\* MODC HCS12 Debug12 Module CPU IOC2 XFC+ IOC3 VDDPLL→ Clock and 1004 VSSPLL→ Reset HOOS Generation  $EXTAL \rightarrow$ COP Watchdog Module 1006 XTAL → Clock Monitor Periodic Interrupt IOC: XIRO PWD IRO PW1 PE1→ system R/₩ PE2 PW2 Intégration PWM PE3 -PW3 Module Module PE4++ PE5 -MODA/IPIPED PW5 PE8 + MODB/IPIPE1 NOACC/XCLKS SCI TXD MSCAN is not available on the 9S12GC Family Members DDRB MSCAN TXCAN MISO <> PM2 88 → PM3 MOSI → PM4

Figure 1-1 MC9S12C-Family Block Diagram



Several things to note.....

Pulse width modulator (PWM)

– here, I/O shared with TIM module on Port T




Figure 1-1 MC9S12C-Family Block Diagram



Several things to note.....

Asynchronous serial communications interface (SCI) on Port S

VDDA VDDR-VSSA VDOX-VRH VRH VSSX-Voltage Regulator VRL AN1 AN3 16K, 32K, 64K, 96K, 128K Byte Flash VDD2-AN4 V882→ AN5 V001--AN5 1K, 2K, 4K Byte RAM V881-AN7 Background BKGD \*\* HCS12 Debug12 Module 1001 CPU MUX IOC2 XFC+ IOC3 VDDPLL→ Timer Module Clock and 1004 VSSPLL→ Reset 1005 Generation  $EXTAL \rightarrow$ COP Watchdog Module 1006 Clock Monitor Periodic Interrupt IOC7 XIRO PW0 IRO PW1 System R/₩ PE2+ PW2 PWM Intégration PE3-LSTRE/TAGLO PW3 Module Module PE4 \*\*\* ECLK PE5 -MODA/IPIPED PE8 + MODB/IPIPE1 NOACC/XCLKS MSCAN is not available on the 9S12GC Family Members MSCAN TXCAN MISO MOSI

Figure 1-1 MC9S12C-Family Block Diagram



Several things to note.....

Controller area network (MSCAN) on Port M

VDDA VDDR-VSSA VSSA VDOX-VRH VRH VSSX-Voltage Regulator VRL VRL AN1 ■ PAD1 AN2 AN3 16K, 32K, 64K, 96K, 128K Byte Flash VDD2-AN4 V882→ AN5 V001--AN5 1K, 2K, 4K Byte RAM V881-AN7 Background BKGD \*\* HCS12 Debug12 Module 1001 CPU MUX IOC2 XFC+ IOC3 VDDPLL→ Timer Module Clock and 1004 VSSPLL→ Reset 1005 Generation  $EXTAL \rightarrow$ COP Watchdog Module 1006 Clock Monitor Periodic Interrupt IOC7 XIRO PWO IRO PW1 System R/₩ PE2 PW2 PWM Intégration PE3-LSTRE/TAGLO PW3 Module Module PE4 \*\*\* ECLK PE5 -MODA/IPIPED PW5 PE8 + MODB/IPIPE1 PE7.→ NOACC/XCLKS TEST/VPP-SCI TXD MSCAN is not available on the 9S12GC Family Members MSCAN TOCCAN MISO MOSI Multiplexed 5

Figure 1-1 MC9S12C-Family Block Diagram



Several things to note.....

Synchronous peripheral interface (SPI) on Port M

VDDA VDDR-VSSA VDOX-VRH VRH VSSX-Voltage Regulator VRL AN1 AN3 16K, 32K, 64K, 96K, 128K Byte Flash VDD2-AN4 V882→ AN5 V001--AN5 1K, 2K, 4K Byte RAM V881-AN7 Background BKGD \*\* HCS12 Debug12 Module 1001 CPU MUX IOC2 XFC+ IOC3 VDDPLL→ Timer Module Clock and 1004 VSSPLL→ Reset 1005 Generation  $EXTAL \rightarrow$ COP Watchdog Module 1006 Clock Monitor Periodic Interrupt IOC7 XIRO PWO IRO PW1 System R/₩ PE2+ PW2 PWM Intégration PE3-LSTRE/TAGLO PW3 Module Module PE4 \*\*\* ECLK PE5 -MODA/IPIPED PE8 + MODB/IPIPE1 PE7.→ NOACC/XCLKS TEST/VPP-SCI TXD MSCAN is not available on the 9S12GC Family Members MSCAN TXCAN - STA6

Figure 1-1 MC9S12C-Family Block Diagram

## Memory Usages


#### SRAM

- Variables
- Stack
- Buffers
- Test code


#### Flash


- "Turn-key" application code
- Fixed message strings
- Static data
- Vectors (resets and interrupts)

## 9S12C32 Memory Map




### Overview of 68HC(S)12 Architecture





# Freescale 68HC(S)12 Programming Model




## Register Usage and Functions

- Accumulators "A" and "B" (8-bit)
  - >arithmetic calculations
  - > logical manipulation of data
  - >can be concatenated together to form a 16-bit accumulator (referred to as "D")
- Program Counter "PC" (16-bit)
  - >points to next instruction to be executed
- Stack Pointer "SP" (16-bit)
  - >points to top stack item
  - >used for subroutine linkage, interrupts
  - >also have PSH/PUL instructions

## Register Usage and Functions

- Index Registers "X" and "Y" (16-bit)
  - >used as pointers to operands (typically within some type of data structure or string)
  - >may be modified by addition of a constant or a register (accumulator) offset
  - >auto increment/decrement supported

# Condition Code Register



#### **ALU Condition Codes**

- "C" "carry/borrow" flag (carry out of the sign position for addition, complement of carry out of sign position for subtraction)
- "V" "overflow" flag (set if two's complement overflow has occurred)
- "Z" "zero" flag (set if result of computation is zero)
- "N" "negative" flag (most significant bit (sign) of computation)
- "H" "half carry" flag (carry out of the lower 4-bits (nibble), only valid after ADD)

#### Machine Control Condition Codes

- "\_I" "IRQ interrupt mask"
  >"0" IRQ is not masked (enabled)
  >"1" IRQ is masked (disabled)
- "X" "XIRQ interrupt mask"
   >"0" XIRQ is not masked (enabled)
   >"1" XIRQ is masked (disabled)
- "S" "STOP instruction disable"
   >"0" STOP instruction is enabled
   >"1" STOP instruction is disabled

## Instruction Formats and Data Types

- Instruction length varies from one to six bytes
- Opcodes may be one or two bytes
- A "postbyte" may follow an opcode to provide additional information about the type of addressing mode used
- An <u>offset</u> (one or two bytes) may follow a postbyte
- <u>Data types</u> supported include: bit, byte (8-bit), word (16-bit), double word (32-bit), packed BCD, and unsigned fractions

## Addressing Modes

- Definition: The CPU uses an <u>addressing mode</u> to determine the <u>effective address</u> of where an operand is stored in memory
- Commonly used addressing modes
  - "immediate" (data immediately follows opcode, i.e., is part of the instruction)
  - "extended / absolute" (absolute address of where operand is stored in memory)
  - "relative" (desired location is calculated relative to the current value in the PC)
  - "indexed" (an index register is used to point to the operand many variations with offset)
  - "indirect" (the operand pointer is in memory)

#### Illustrative Instructions

LDAA addr "load accumulator A with the contents of memory location addr"

STAA addr "store the contents of accumulator

A at memory location addr"


addr represents the effective address

#### Illustrative Instructions

ADDA addr "add the contents of memory location addr to accumulator A"

SUBA addr "subtract the contents of memory location addr from accumulator A"

In each case, the result is stored in A



# Microcontroller-Based Digital System Design

# Module 1-B

**Microcontroller Instruction Set Overview** 

### Reading Assignment: Meyer Chp 3, pp. 30-82

#### Outline:

- Introduction
- Notation
- Addressing Modes
- Instruction Groups



Who are these people? (...and, what are they doing??)

# Learning Objectives

- <u>list</u> microprocessor instruction groups and <u>classify</u> machine instructions accordingly
- <u>determine</u> instruction encoding formats and execution cycle counts
- <u>determine</u> the effective address of an operand based on the addressing mode used
- describe the operation of the stack and identify the instructions that manipulate it
- <u>analyze</u> (trace) the execution of assembly code programs
- <u>determine</u> how the condition code register is affected by various arithmetic group instructions

#### Introduction

- The instruction set of any computer can best be understood by dividing into groups of related instructions:
  - > data transfer
  - > arithmetic
  - > logical
  - transfer of control (branch/jump)
  - > machine control
  - *≻"special"*

# Notation - 1

Notation	How Used	Examples
prefix of \$ or suffix of h or H	denotes a <i>hexadecimal</i> (base 16) number	\$1234 = 1234h = 1234H = 1234 <sub>16</sub>
prefix of ! or suffix of t or T	denotes a <i>decimal</i> (base 10) number	!1234 = 1234t = 1234T = 1234 <sub>10</sub>
prefix of % or suffix of b or B	denotes a <i>binary</i> (base 2) number	%10101010 = 10101010b = 10101010B = 10101010 <sub>2</sub>
( )	denotes the <i>contents of</i> a register or memory location	(A) (0800h)
,	denotes the beginning of a comment	LDAA 0800h ; (A) = (0800h)
:	indicates the <i>concatenation</i> of two quantities	16-bit result in (A):(B) $\equiv$ (D) 32-bit result in (D):(X)
addr	shorthand for the <i>effective address</i> in memory at which an operand is stored	LDAA addr ; (A) = (addr)
rb	shorthand for a <i>byte-length</i> register, e.g., A or B	STA <i>rb</i> 0800h ; (0800h) = ( <i>rb</i> )
rw, rwh, rwl	shorthand for a word-length register, e.g., X, Y, D, SP, where rwh denotes the high byte of that register and rwl the low byte	LDrw 0800h ; (rw) = (0800h):(0801h) ; -or- ; (rwh) = (0800h) ; (rwl) = (0801h)

# Notation - 2

Notation	How Used	Examples
#	indicates use of <i>immediate</i> addressing mode when used before a constant that appears in an instructions operand field	LDAA #80h ; (A) = 80h LDAA #\$12 ; (A) = 12h LDAA #\$A5 ; (A) = A5h LDAA #10101010b ; (A) = AAh
,	indicates use of <i>indexed</i> addressing mode when placed between two entities in the operand field	LDAA 2,X ; $(A) = ((X) + 2)$ STAA D,Y ; $((D)+(Y)) = (A)$
[ ]	indicates use of <i>indirect</i> addressing mode when used to bracket the operand field	STAA $[2,X]$ ; $(((X)+2):((X)+3)) = (A)$ LDAA $[D,Y]$ ; $(A) = (((D)+(Y)):((D)+(Y)+1))$
$\overset{\leftarrow}{\rightarrow}$	denotes an assignment or "copy" (the arrow points toward the destination)	<ul> <li>(A) ← (B) means load the A register with the contents of the B register (the contents of B remains the same)</li> </ul>
$\leftrightarrow$	denotes the <i>exchange</i> (or "swap") of contents	(D) ↔ (X) means exchange the contents of the D and X registers
~	shorthand for number of instruction execution cycles	assuming an 8 MHz bus clock, each cycle is 125 ns (nanoseconds)
,	indicates a (bit-wise) complement	mask' means the bit-wise complement of mask

# Addressing Mode Summary - 1

Icon	Abbrev.	Name	Description	Examp	oles	
•	INH	Inherent/Register	Operand(s) is (are) contained in registers; "inherent" means name of register part of instruction mnemonic	DAA		
#	IMM	Immediate	Operand data "immediately follows" opcode; pound sign (#) denotes use of immediate data	LDAA LDAA	#\$FF #1	
	DIR/EXT	Direct/Extended	Effective address of operand ("absolute" location in memory) follows opcode; called "direct" if the address can be contained in a single byte, or "extended" if two bytes are required	LDAA STAA	\$FF 900h	;direct ;extended

# Addressing Mode Summary - 2

Icon	Abbrev.	Name	Description	Exam	oles	
	IDX	Indexed with	Effective address is	LDAA	0,X	
	IDX1	Constant Offset	determined by adding a	STAA	1,Y	
	IDX2		(signed) constant offset (5-	LDAA	5,SP	
			bit, 8-bit, or 16-bit) to an	STAA	2,PC	
			index register (which may			
			be X, Y, SP, or PC)			
	IDX	Indexed with	Effective address is	LDAA	B,X	
		Accumulator Offset	determined by adding an	STAA	B,Y	
			(unsigned) accumulator (A,	LDAA	D,X	
			B, or D) to an index			
			register (X, Y, SP, or PC)			
	IDX	Indexed with Auto	Effective address is	STAA	1,-X	;pre-dec
		Pre-/Post-	determined by an index	LDAA	1,X+	;post-inc
		Increment or	register (X, Y, or SP) that		8,+X	-
		Decrement	can be modified prior to its	LDAA	8,X-	;post-dec
			use (pre-inc/dec) or			
			following its use (post-			
			inc/dec); the amount of			
			pre/post modification			
			possible ranges from 1 to 8			

# Addressing Mode Summary - 3

Icon	Abbrev.	Name	Description	Examples
	[IDX2]	Indexed-Indirect with Constant Offset	Indexed with constant offset addressing mode is used to access a 16-bit pointer in memory, which is then used as the effective address of the operand; brackets denote use of indirection	LDAA [4,X] STAA [2,Y]
	[D,IDX]	Indexed-Indirect with Accumulator Offset	Indexed with accumulator (D) offset mode is used to access a 16-bit pointer in memory, which is then used as the effective address of the operand; brackets denote use of indirection	LDAA [D,Y] STAA [D,X]

# Clicker Quiz

- 1. When an 8-bit accumulator offset indexed addressing mode is used:
- A. the 8-bit accumulator offset is *zero-extended* to 16-bits before being added to the named index register
- B. the 8-bit accumulator offset is sign-extended to 16-bits before being added to the named index register
- C. the 16-bit index register is *truncated* to 8-bits before being added to the 8-bit accumulator offset
- D. the 8-bit accumulator offset is shifted left eight positions before being added to the index register
- E. none of the above

- 2. The name of the addressing mode used by the instruction STAA [2,X+] is:
- A. indexed with auto-post-increment by two
- B. indexed with auto-pre-increment by two
- C. indirect indexed with auto-pre-increment by two
- D. indirect indexed with auto-post-increment by two
- E. none of the above

## Data Transfer Group

- The "theme" that links members of this group together is <u>transfer of data</u>
  - > load
  - > store
  - > exchange
  - *>* move (transfer)
  - > stack manipulation

# Load and Store Registers

Description	Mnemonic	Operation	CC	Examples	Mode	~
Load	LDA <i>rb</i> addr	(rb) ← $(addr)$	N ← <b>\$</b>	LDAA #1	#	1
Register	<i>rb</i> = A, B		$Z \leftarrow 1$	LDAA \$FF		3
	,		$V \leftarrow 0$	LDAB \$900		3
	addr = # 🕾 🗲 😉		V	LDAA 1,X		3
				LDAA B,Y	Am)	3
				LDAB 2,Y+	7	3
				LDAA [0,Y]		6
				LDAA [D,X]		6
	LD <i>rw</i> addr	( <i>rw</i> ) ← (addr)	$N \leftarrow \updownarrow$	LDD #1	#	2
	<i>rw</i> = D, X, Y, S		$Z \leftarrow 1$	LDS #\$A00	#	2
			 V ← 0	LDX \$900		3
	addr = # ☎  []		V	LDY A,X	7	3
	[ ]			LDX [D,Y]		6
Store	STA <i>rb</i> addr	$(addr) \leftarrow (rb)$	N ← <b>Φ</b>	STAA \$FF		2
Register	<i>rb</i> = A, B		$Z \leftarrow 1$	STAB \$900		3
			_ · · · · V ← 0	STAA 1,X	<b>F</b>	2
	addr = 🕾 😉 😉		V	STAA B,Y	<b>F</b>	2
				STAB 2,Y+	<b>F</b>	2
				STAA [0,Y]	F	5
				STAA [D,X]	F	5
	ST <i>rw</i> addr	$(addr) \leftarrow (rw)$	$N \leftarrow \updownarrow$	STD \$900		3
	<i>rw</i> = D, X, Y, S		$Z \leftarrow 1$	STX 2,Y	7	2
			V ← 0	STY A,X	7	2
	addr = 🕾 😉 😉		V	STX [2,Y]		5
				STS [D,Y]		5

- Method: Size Log<sub>2</sub>R Groupings
  - when converting a number from base "A" to base "B", where A and B are powers of 2 (e.g., 2, 4, 8, and 16), a "short cut" can be used
  - an *n-digit binary number* can be written for each *base A* digit in the original number, where n = log<sub>2</sub>A
  - starting at the *least significant position*, the converted binary digits can be *regrouped* into *m-digit* binary numbers, where m = log<sub>2</sub>B

<u>Exercise</u>: Convert (110101)<sub>2</sub> to base 16 (hex)

Exercise: Convert (A3F)<sub>16</sub> to base 2 (binary)

Exercise: Convert (110101)<sub>2</sub> to base 16 (hex)

```
0011 \quad 0101
(3 \quad 5)_{16}
```

Exercise: Convert (A3F)<sub>16</sub> to base 2 (binary)

Exercise: Convert (110101)<sub>2</sub> to base 16 (hex)

```
0011 \quad 0101
(3 \quad 5)_{16}
```

Exercise: Convert (A3F)<sub>16</sub> to base 2 (binary)

 $(1010 \ 0011 \ 1111)_2$ 

#### Load Effective Address

Description	Mnemonic	Operation	CC	Examples	Mode	~
Load	LEA <i>rw</i> addr	$(rw) \leftarrow addr$	_	LEAX 2,Y		2
Effective	<i>rw</i> = X, Y, S			LEAY B,X		2
Address				LEAX D,SP		2
	addr = ኇ			LEAS 1,X+		2
				LEAY 2,-X		2
				LEAS 200,SP		2
				LEAX 1000,SP	A S	2

The LEA instruction provides a convenient means for incrementing or decrementing an index register an arbitrary amount (as such, it could also be construed as an "arithmetic group" instruction)

# Exchange

"rwh" is the high byte of a wordlength register

Description	Mnemonic	Operation	CC	Examples	Mode	~
Exchange	EXG rb1,rb2	$(rb1) \leftrightarrow (rb2)$	_	EXG A,B	•	1
Register	rb = A, B, CCR			EXG A,CCR	•	1
Contents	EXG rw1,rw2	$(rw1) \leftrightarrow (rw2)$	_	EXG D,X	•	1
	rw = D, X, Y, S			EXG X,Y	•	1
	EXG <i>rb,rw</i>	\$00 → ( <i>rwh</i> )	_	EXG A,X	•	1
	rb = A, B, CCR	$(rb) \leftrightarrow (rwl)$		EXG B,Y	•	1
	rw = D, X, Y, S			EXG CCR,D	•	1
	EXG rw,rb	( <i>rwh</i> ) ← \$00	_	EXG X,A	•	1
	rw = D, X, Y, S	$(rwl) \leftrightarrow (rb)$		EXG Y,B	•	1
	rb = A, B, CCR			EXG D,CCR	•	1

"rwl" is the low byte of a wordlength register

Mismatched exchanges (byte ↔ word) are "legal" but *not very useful* 

# Transfer (Move) Register

"rwl" is the low byte of a wordlength register

Description	Mnemonic	Operation	CC	Examples	Mode	~
Transfer	TFR rb1,rb2	$(rb1) \rightarrow (rb2)$	_	TFR A,B	•	1
(Move)	rb = A, B, CCR			TFR A,CCR	•	1
Register	TFR rw1,rw2	$(rw1) \rightarrow (rw2)$	_	TFR X,D	•	1
	rw = D, X, Y, S			TFR D,Y	•	1
	TFR rw,rb	$(rwl) \rightarrow (rb)$	_	TFR X,A	•	1
	rw = D, X, Y, S			TFR Y,B	•	1
	rb = A, B, CCR			TFR X,CCR	•	1
	TFR rb,rw	$(rb) \rightarrow (rw)$	_	TFR A,X	•	1
	rb = A, B, CCR	rwh padded		TFR B,Y	•	1
	<i>rw</i> = D, X, Y, S	with sign of <i>rb</i>		TFR CCR,D	•	1

The (mismatched) byte → word TFR instruction performs a sign extension

## Move Memory

Description	Mnemonic	Operation	CC	Examples	Mode	~
Move	MOVB addr1,addr2	$(addr1) \rightarrow (addr2)$	_	MOVB #\$FF,\$900	#→ 28	4
Memory	a alalysis ## @@ s			MOVB #2,0,X	#→ኇ	4
	addr1 = # <sup>®</sup> <sup>⁴</sup>			MOVB \$900,\$901		6
	addr2 = 🕾 🕏			MOVB \$900,1,X	<b>™</b> →5	5
				MOVB 1,X-,\$900	$f \rightarrow \overline{\mathbb{Z}}$	5
				MOVB 1,X+,2,Y+	→→	5
	MOVW addr1,addr2	$(addr1) \rightarrow (addr2)$	_	MOVW #\$FFFF,\$900	#→™	5
		$(addr1+1) \rightarrow (addr2+1)$		MOVW #1,0,X	#→ኇ	4
	addr1 = # <sup>®</sup> 分			MOVW \$900,\$902		6
	addr2 = 🕾 🕏			MOVW \$900,2,X	<b>™</b> → <i>‡</i>	5
				MOVW 2,X-,\$900	$\mathcal{F} \rightarrow \mathbb{Z}$	5
				MOVW 2,X+,4,Y+	<b>∮→∮</b>	5

Note the six addressing mode permutations (source  $\rightarrow$  destination) possible

# Stack Manipulation

Description	Mnemonic	Operation	CC	Examples	Mode	~
Push	PSH <i>rb</i>	(SP) ← (SP) − 1	_	PSHA	•	2
register onto stack	rb = A, B, C	$((SP)) \leftarrow (rb)$		PSHB	•	2
Onto Stack				PSHC	•	2
	PSH <i>rw</i>	(SP) ← (SP) − 1	_	PSHD	•	2
	rw = D, X, Y	$((SP)) \leftarrow (rwl)$		PSHX	•	2
		(SP) ← (SP) − 1 ((SP)) ← ( <i>rwh</i> )		PSHY	•	2
Pull (pop)	PUL <i>rb</i>	( <i>rb</i> ) ← ((SP))	*	PULA	•	3
register from stack	rb = A, B, C	(SP) ← (SP) + 1		PULB	•	3
l i om otdok				PULC	•	3
	PUL <i>rw</i>	( <i>rwh</i> ) ← ((SP))	_	PULD	•	3
	(rv	$(SP) \leftarrow (SP) + 1$ $(rwl) \leftarrow ((SP))$ $(SP) \leftarrow (SP) + 1$		PULX	•	3
				PULY	•	3

<sup>\*</sup> PULC affects *all* the condition code bits, with the *exception* of X, which cannot be set by a software instruction once it is cleared.

# Clicker Quiz

- 1. The name of the addressing mode used by the instruction **EXG A,B** is:
  - A. immediate
  - B. inherent/register
  - C. direct
  - D. extended
  - E. none of the above

- 2. If a 16-bit item is pushed onto the HC(S)12 stack, the SP register points to:
- A. the low byte of the top stack item
- B. the high byte of the top stack item
- C. the next available stack location
- D. the next instruction to execute
- E. none of the above

- 3. If (D)=\$AABB, the result in (D) after executing the instruction **TFR D**, **A** will be:
  - A. \$AAAA
  - B. \$BBBB
  - C. \$AABB
  - D. \$FFAA
  - E. none of the above

- 4. If (D)=\$AABB, the result in (D) after executing the instruction TFR A,D will be:
- A. \$AAAA
- B. \$BBBB
- C. \$AABB
- D. \$FFAA
- E. none of the above

- 5. If N=+16, the instruction LDAA N,Y will occupy the following number of bytes:
  - A. 1
  - B. 2
  - **C**. 3
  - **D.** 4
  - E. none of the above

- 6. If N=-16, the instruction LDAA N,Y will occupy the following number of bytes:
  - A. 1
  - B. 2
  - **C**. 3
  - D. 4
  - E. none of the above

- 7. Given that at least four bytes have been pushed onto the HC(S)12 stack, execution of the instruction LEAS 4,SP causes:
- A. four additional bytes to be allocated on the stack
- B. the top four bytes of the stack to be de-allocated
- C. the bottom four bytes of the stack to be de-allocated
- D. the stack origin to be moved four locations
- E. none of the above

- 8. If (X)=\$8000, execution of the instruction LEAX 1,X+ causes X to be loaded with the value:
- A. \$7FFF
- B. \$8000
- C. \$8001
- D. \$8002
- E. none of the above

- 9. Execution of the instruction LEAY 1,X+ causes:
- A. nothing to happen
- B.  $(X) \leftarrow (X)+1$
- C.  $(Y) \leftarrow (X)+1$
- D. both B and C
- E. none of the above

- 10. Execution of the instruction LEAY 1,+X causes:
- A. nothing to happen
- B.  $(X) \leftarrow (X)+1$
- C.  $(Y) \leftarrow (X)+1$
- D. both B and C
- E. none of the above

## Arithmetic Group

- The "theme" that links members of this group together is <u>arithmetic</u>
  - <u>add</u>
  - subtract
  - complement
  - compare/test
  - increment/decrement
  - <u>multiply</u>
  - <u>divide</u>
  - min/max

## Add/Subtract

Description	Mnemonic	Operation	CC	Examples	Mode	~
Add	ADD <i>rb</i> addr	$(rb) \leftarrow (rb) + (addr)$	N ← <b>\$</b>	ADDA #1	#	1
contents of	<i>rb</i> = A, B		Z ← \$	ADDB \$900	<b>F</b>	3
memory	·		V ← <b>\$</b>	ADDA 1,X	4	3
location to	addr = # ☎  []		C ← \$	ADDB A,X		3
register			H ← \$	ADDA [2,Y]		6
	ADC <i>rb</i> addr	$(rb) \leftarrow (rb) + (addr) + (C)$	N ← <b>\$</b>	ADCA #1	#	1
	rb = A, B		Z ← \$	ADCB \$900		3
			V ← <b>\$</b>	ADCA 1,X		3
	addr = # ☎  []		C ← \$ H ← \$	ADCB A,X		3
			11 < •	ADCA [2,Y]	[3]	6
	ADDD <i>addr</i>	$(D) \leftarrow (D) + (addr):(addr+1)$	N ← <b>\$</b>	ADDD #1	#	2
			Z ← \$	ADDD \$900		3
	addr = # 🕾 🗲 [字]		V ← <b>\$</b>	ADDD 1,X	3	3
			C ← \$	ADDD [2,Y]	[4]	6
Subtract	SUB <i>rb</i> addr	$(rb) \leftarrow (rb) - (addr)$	N ← <b>\$</b>	SUBA #1	#	1
contents of	rb = A, B		Z ← \$	SUBB \$900		3
memory			V ← \$ C ← \$	SUBA 1,X	1	3
location	addr = # 🕾 ﴾ [إ]		$\cup \leftarrow \lor$	SUBB A,X	1	3
from				SUBA [2,Y]	[3]	6
register	SBC <i>rb</i> addr	$(rb) \leftarrow (rb) - (addr) - (C)$	N ← <b>\$</b>	SBCA #1	#	1
	<i>rb</i> = A, B		Z ← \$	SBCB \$900		3
			V ← <b>\$</b> C ← <b>\$</b>	SBCA 1,X	Î	3
	addr = # № ﴾ [﴾]			SBCB A,X	Î	3
				SBCA [2,Y]	[4]	6
	SUBD <i>addr</i>	$(D) \leftarrow (D) - (addr):(addr+1)$	N ← \$	SUBD #1	#	2
			Z ← \$	SUBD \$900		3
	addr = # <sup>∞</sup> <sup>→</sup> [→]		V ← \$ C ← \$	SUBD 1,X	<b></b>	3
				SUBD [2,Y]	[3]	6

## Overflow Detection

- Summarization: Overflow occurs if two positive numbers are added and a negative result is obtained, or if two negative numbers are added and a positive result is obtained (or, if numbers of *like sign* are added and a result with the *opposite sign* is obtained)
- Overflow cannot occur when adding numbers of opposite sign
- Another way to detect overflow: If the carry in to the sign position is different than the carry out of the sign position, then overflow has occurred

## Other Conditions of Interest

- In addition to overflow, other conditions of interest following an arithmetic operation include the following:
  - ZERO the result of the computation was 00...0
  - NEGATIVE the result of the computation was a negative number
  - CARRY/BORROW the computation produced a carry out of the sign position after an addition, or produced a borrow out of the sign position after a subtraction (the complement of the carry out)
- These conditions are sometimes referred to as "condition codes" or "flags"

# Register-to-Register Add


Description	Mnemonic	Operation	CC	Examples	Mode	~
Add registers	ABA	(A) ← (A) + (B)	$\begin{array}{c} N \leftarrow \Leftrightarrow \\ Z \leftarrow \Leftrightarrow \\ V \leftarrow \Leftrightarrow \\ C \leftarrow \Leftrightarrow \\ H \leftarrow \end{array}$	ABA	•	2
	AB <i>rw</i>	$(rw) \leftarrow \$00:(B) + (rw)$	_	ABX	•	2
	<i>rw</i> = X, Y			ABY	•	2


ABX and ABY are "legacy" instructions that are translated (by the assembler program) into LEAX B,X and LEAY B,Y (respectively)


# Decimal Adjust

Description	Mnemonic	Operation	CC	Examples	Mode	~
Decimal Adjust A	DAA	decimal adjust the result of ADD, ADC, or ABA	N ← \$ Z ← \$ V ← ? C ← \$	DAA	•	3


Decimal adjust only works correctly after <u>byte</u> <u>adds</u> – it does NOT perform a <u>conversion</u>, but rather a <u>correction</u> ("adjust")








result of ADD




result of ADD

since L.N. > 9, add 6 to adjust



result of ADD


since L.N. > 9, add 6 to adjust



result of ADD

since L.N. > 9, add 6 to adjust

since U.N. > 9, add 6 to adjust




result of ADD

since L.N. > 9, add 6 to adjust

since U.N. > 9, add 6 to adjust

CF is hundred's position



## Complement

Description	Mnemonic	Operation	CC	Examples	Mode	~
Ones' complement	COM <i>rb</i> <i>rb</i> = A, B	( <i>rb</i> ) ← \$FF – ( <i>rb</i> )	$ \begin{array}{c} N \leftarrow \updownarrow \\ Z \leftarrow \updownarrow \\ V \leftarrow 0 \\ C \leftarrow 1 \end{array} $	COMA	•	1
	COM addr  addr = Tage [4]	(addr) ← \$FF – (addr)	$\begin{array}{c} N \leftarrow \updownarrow \\ Z \leftarrow \updownarrow \\ V \leftarrow 0 \\ C \leftarrow 1 \end{array}$	COM \$900 COM 1,X COM B,X COM [D,Y]		4 3 3 6
Two's complement	NEG <i>rb</i> <i>rb</i> = A, B	( <i>rb</i> ) ← \$00 − ( <i>rb</i> )	$\begin{array}{c} N \leftarrow \updownarrow \\ Z \leftarrow \updownarrow \\ V \leftarrow \updownarrow \\ C \leftarrow \updownarrow \end{array}$	NEGB	•	1
	NEG addr addr = Tage [3]	(addr) ← \$00 – (addr)	$ \begin{array}{c} N \leftarrow \updownarrow \\ Z \leftarrow \updownarrow \\ V \leftarrow \updownarrow \\ C \leftarrow \updownarrow \end{array} $	NEG \$900 NEG 1,X NEG B,X NEG [D,Y]		4 3 3 6

Since COM performs a "bit-wise" complement, it can also be viewed as a member of the "logical group"

## Compare/Test

Description	Mnemonic	Operation	CC	Exa	mples	Mode	~
Compare Accumulators	СВА	set CCR based on (A) – (B)	$\begin{array}{c} N \leftarrow \updownarrow \\ Z \leftarrow \updownarrow \\ V \leftarrow \updownarrow \\ C \leftarrow \updownarrow \end{array}$	CBA		•	2
Compare	CMPrb addr	set CCR based on (rb) – (addr)	N ← <b>\$</b>	CMPA	#2	#	1
Register with	rb = A, B	(16) - (addi)	Z ← ↓ V ← ↓	CMPB	\$900		3
Memory			$C \leftarrow \updownarrow$	CMPA	2,X		3
	addr = # ☎  []		Ŭ , ,	CMPB	[2,Y]		6
	CP <i>rw</i> addr	set CCR based on	N ← <b>\$</b>	CPD	#2	#	2
	rw = D, X, Y, S	( <i>rw</i> ) – (addr):(addr+1)	Z ← \$	CPX	\$900		3
			$\bigvee \leftarrow \updownarrow$	CPY	2,X	مراس	3
	addr = # ☎  []		C ← \$	CPS	[2,Y]		6
Test for Zero	TST <i>rb</i>	set CCR based on	N ← <b>\$</b>	TSTA		•	1
	<i>rb</i> = A, B	( <i>rb</i> ) – \$00	$ \begin{array}{c} Z \leftarrow \updownarrow \\ V \leftarrow 0 \\ C \leftarrow 0 \end{array} $	TSTB		•	1
	TST addr	set CCR based on	N ← <b>\$</b>	TST	\$900	#	3
		( <i>addr</i> ) – \$00	Z ← \$	TST	1,X	Alm)	3
	addr = ☎  []		V ← 0 C ← 0	TST	[2,Y]		6

Note that CMP sets the condition code bits based on subtracting the operand from the named register

#### Increment/Decrement

Description	Mnemonic	Operation	CC	Examples	Mode	~
Increment	INC <i>r</i>	$(r) \leftarrow (r) + 1$	N ← <b>\$</b>	INCA	•	1
	<i>r</i> = A, B		Z ← <b>\$</b>			
			V ← <b>\$</b>			
	IN <i>rw</i>	$(rw) \leftarrow (rw) + 1$	Z ← <b>\$</b>	INX	•	1
	rw = X, Y, S			INY		
			_	INS	<b>O</b>	1
	INC addr	$(addr) \leftarrow (addr) + 1$	N ← <b>\$</b>	INC \$900		4
			Z ← <b>\$</b>	INC 1,X	<b>F</b>	3
	addr = 🕾 🗲 🚖		V ← <b>\$</b>	INC B,X		3
				INC [D,Y]		6
Decrement	DEC <i>r</i>	$(r) \leftarrow (r) - 1$	N ← <b>\$</b>	DECB	•	1
	r = A, B		Z ← <b>\$</b>			
	,		V ← <b>\$</b>			
	DE <i>rw</i>	$(rw) \leftarrow (rw) - 1$	Z ← <b>\$</b>	DEX	•	1
	<i>rw</i> = X, Y, S			DEY		
			_	DES	•	1
	DEC addr	(addr) ← (addr) – 1	N ← <b>\$</b>	DEC \$900		4
			Z ← <b>\$</b>	DEC 1,X		3
	addr = 🕾 🗲 😭		V ← <b>\$</b>	DEC B,X		3
				DEC [D,Y]		6

**ADDA** #1 ≠ INCA (INC and DEC do not affect the "C" condition code bit "on purpose" – Why?)

# Multiply

Description	Mnemonic	Operation	CC	Examples	Mode	~
8x8 unsigned integer multiply	MUL	(D) ← (A) x (B)	C ← <b>\$</b>	MUL	•	3
16x16 unsigned integer multiply	EMUL	$(Y):(D) \leftarrow (D) \times (Y)$	$\begin{array}{c} N \leftarrow \updownarrow \\ Z \leftarrow \updownarrow \\ C \leftarrow \updownarrow \end{array}$	EMUL	•	3
16x16 signed integer multiply	EMULS	(Y):(D) ← (D) x (Y)	$\begin{array}{c} N \leftarrow \updownarrow \\ Z \leftarrow \updownarrow \\ C \leftarrow \updownarrow \end{array}$	EMULS	•	3

Description	Mnemonic	Operation	CC	Examples	~
16x16 integer multiply and accumulate	EMACS addr addr = special	(addr):(addr+1):(addr+2):(addr+3) ← (addr):(addr+1):(addr+2):(addr+3) + (((X)) x ((Y)))	$ \begin{array}{c} N \leftarrow \updownarrow \\ V \leftarrow \updownarrow \\ Z \leftarrow \updownarrow \\ C \leftarrow \updownarrow \end{array} $	EMACS \$900	13

The EMACS instruction can be used for performing signal processing algorithms (e.g., digital filtering)

#### Divide

Description	Mnemonic	Operation	CC	Examples	Mode	~
16÷16 unsigned integer divide	IDIV	$(X) \leftarrow (D) \div (X)$ $(D) \leftarrow remainder$	$\begin{array}{c} V \leftarrow 0 \\ Z \leftarrow \updownarrow \\ C \leftarrow \updownarrow \end{array}$	IDIV	•	12
16÷16 signed integer divide	IDIVS	$(X) \leftarrow (D) \div (X)$ $(D) \leftarrow remainder$	$ \begin{array}{c} N \leftarrow \updownarrow \\ V \leftarrow \updownarrow \\ Z \leftarrow \updownarrow \\ C \leftarrow \updownarrow \end{array} $	IDIVS	•	12
32÷16 unsigned integer divide	EDIV	$(Y) \leftarrow (Y):(D) \div (X)$ $(D) \leftarrow remainder$	$ \begin{array}{c} N \leftarrow \updownarrow \\ V \leftarrow \updownarrow \\ Z \leftarrow \updownarrow \\ C \leftarrow \updownarrow \end{array} $	EDIV	•	11
32÷16 signed integer divide	EDIVS	$(Y) \leftarrow (Y):(D) \div (X)$ $(D) \leftarrow remainder$	$ \begin{array}{c} N \leftarrow \updownarrow \\ V \leftarrow \updownarrow \\ Z \leftarrow \updownarrow \\ C \leftarrow \updownarrow \end{array} $	EDIVS	•	12
32÷16 unsigned fraction divide	FDIV	$(X) \leftarrow (D) \div (X)$ $(D) \leftarrow remainder$	V ← \$ Z ← \$ C ← \$	FDIV	•	12

The FDIV instruction assumes the operands are unsigned binary fractions 0.2-1 2-2 2-3 2-4 ...

binary point

#### Min/Max - 1

Description	Mnemonic	Operation	CC	Examples	Mode	~
Unsigned	MINA addr	$(A) \leftarrow \min \{(A), (addr)\}$	N ← <b>\$</b>	MINA 0,X	3	4
8-bit			Z ← <b>\$</b>	MINA 2,X+		4
Minimum	addr = 👙 🚰		V ← <b>\$</b>	MINA 1000t,Y		5
			C ← <b>\$</b>	MINA [D,X]		7
				MINA [2,Y]		7
	MINM addr	$(addr) \leftarrow \min \{(A), (addr)\}$	N ← <b>\$</b>	MINM 0,X		4
			Z ← <b>\$</b>	MINM 2,X+		4
	addr = 👙 [釒]		V ← <b>\$</b>	MINM 1000t,Y	<b>F</b>	5
			C ← <b>\$</b>	MINM [D,X]	<b>[</b>	7
				MINM [2,Y]	<b>[</b>	7
Unsigned	MAXA <i>addr</i>	$(A) \leftarrow \max \{(A), (addr)\}$	N ← <b>\$</b>	MAXA 0,X	<b></b>	4
8-bit			Z ← <b>\$</b>	MAXA 2,X+		4
Maximum	addr = 👙 🚰		V ← <b>\$</b>	MAXA 1000t,Y	<b>\$</b>	5
			C ← <b>\$</b>	MAXA [D,X]		7
				MAXA [2,Y]		7
	MAXM addr	$(addr) \leftarrow \max \{(A), (addr)\}$	N ← <b>\$</b>	MAXM 0,X	<b></b>	4
			Z ← <b>\$</b>	MAXM 2,X+	<b>F</b>	4
	addr = 😉 😉		V ← <b>\$</b>	MAXM 1000t,Y		5
			C ← <b>\$</b>	MAXM [D,X]		7
				MAXM [2,Y]		7

MIN/MAX instructions are not typically included in most microcontroller instruction sets, and therefore could also be included in the "special" group

## Min/Max - 2

Description	Mnemonic	Operation	CC	Examples	Mode	~
Unsigned	EMIND addr	(D) ←	N ← <b>\$</b>	EMIND 0,X	4	4
16-bit		min {(D), (addr):(addr+1)}	Z ← <b>\$</b>	EMIND 2,X+		4
Minimum	addr = 👙 😭		V ← <b>\$</b>	EMIND 1000t,Y	4	5
			C ← <b>\$</b>	EMIND [D,X]	[4]	7
				EMIND [2,Y]		7
	EMINM addr	(addr):(addr+1) ←	N ← <b>\$</b>	EMINM 0,X	4	4
		min {(D), ( <i>addr</i> ):( <i>addr</i> +1)}	Z ← <b>\$</b>	EMINM 2,X+	4	4
	addr = 👉 😭		V ← <b>\$</b>	EMINM 1000t,Y	4	5
			C ← <b>\$</b>	EMINM [D,X]	<b>[</b>	7
				EMINM [2,Y]	<b>[</b>	7
Unsigned	EMAXD <i>addr</i>	(D) ←	N ← <b>\$</b>	EMAXD 0,X	4	4
16-bit		max {(D), ( <i>addr</i> ):( <i>addr</i> +1)}	Z ← <b>\$</b>	EMAXD 2,X+	<b>**</b>	4
Maximum	addr = 👙 🗐		V ← <b>\$</b>	EMAXD 1000t,Y	<b>**</b>	5
			C ← <b>\$</b>	EMAXD [D,X]		7
	_			EMAXD [2,Y]		7
	EMAXM <i>addr</i>	(addr):(addr+1) ←	N ← <b>\$</b>	EMAXM 0,X	<b>*</b>	4
		max {(D), (addr):(addr+1)}	Z ← <b>\$</b>	EMAXM 2,X+		4
	addr = 👙 😭		V ← <b>\$</b>	EMAXM 1000t,Y	4	5
			C ← <b>\$</b>	EMAXM [D,X]		7
				EMAXM [2,Y]		7

# Clicker Quiz

- 1. The name of the addressing mode used by the instruction DAA is:
  - A. immediate
  - B. inherent/register
  - C. direct
  - D. extended
  - E. none of the above

- 2. When multiplying unsigned words using the EMUL instruction, the carry flag (C):
- A. can be used to implement extended precision multiplication
- B. can be used to round the lower 16-bits of the result
- C. can be used to round the upper 16-bits of the result
- D. has no use or "social significance"
- E. none of the above

- 3. If (D)=\$8000 and (X)=\$FFFF, the value in (X) after executing IDIVs is:
  - A. \$0000
  - **B.** \$7FFF
  - C. \$8000
  - D. \$FFFF
  - E. none of the above

- 4. If (D)=\$8000 and (X)=\$0000, the value in (X) after executing IDIVS is:
- A. \$0000
- B. \$7FFF
- C. \$8000
- D. \$FFFF
- E. none of the above

- **5.** If (D)=\$8000 and (X)=\$0000, the condition code bit that is set (to indicate a "divide by zero" has been attempted) after executing IDIVS is:
- A. C (carry/borrow)
- B. N (negative)
- C. V (overflow)
- D. Z (zero)
- E. none of the above

**6.** The only overflow case (causing V to be set) that can occur when executing IDIVS is:

A. 
$$(D) = \$7FFF, (X) = \$8000$$

B. 
$$(D) = $8000, (X) = $7FFF$$

C. (D) = 
$$$7FFF$$
, (X) =  $$FFFF$ 

D. (D) = 
$$\$8000$$
, (X) =  $\$FFFF$ 

E. none of the above

- 7. The result produced by **FDIV** when dividing \$2000 by \$8000 is:
  - A. \$0000
  - B. \$4000
  - C. \$8000
  - D. \$FFFF
  - E. none of the above

# Logical Group

- The "theme" that links members of this group together is <u>logical manipulation</u> and testing of data
  - *>* boolean
  - > clear/set/complement
  - > bit test
  - > shift and rotate

# Boolean Operations (AND, OR, XOR)

Description	Mnemonic	Operation	CC	Examples	Mode	~
AND	AND <i>rb</i> addr	$(rb) \leftarrow (rb) \cap (addr)$	N ← <b>\$</b>	ANDA #1	#	1
	<i>rb</i> = A, B		Z ← <b>\$</b>	ANDA \$FF	<b>A</b>	3
			V ← 0	ANDB 900h		3
	addr = # ☎  []			ANDA 1,X	<i>\$</i>	3
				ANDA B,Y	\$	3
				ANDB 2,Y+	4	3
				ANDA [0,Y]	<b>[</b>	6
				ANDA [D,X]	[ <b>3</b> ]	6
ANDCC	ANDCC addr	$(CCR) \leftarrow (CCR) \cap data$	all	ANDCC #\$FE	#	1
	addr = #					
OR	OR <i>rb</i> addr	$(rb) \leftarrow (rb) \cup (addr)$	N ← <b>\$</b>	ORA #1	#	1
	<i>rb</i> = A, B		Z ← <b>\$</b>	ORA \$FF	22	3
			V ← 0	ORB 900h	T	3
	addr = # 🏗  []			ORA 1,X	<b>F</b>	3
				ORA B,Y	F	3
				ORB 2,Y+		3
				ORA [0,Y] ORA [D,X]	[ <b>4</b> ]	6
ODCC	ODCC adds	(OOD) (OOD) -/-/-	الم		[\$] 	_
ORCC	ORCC addr	$(CCR) \leftarrow (CCR) \cup data$	all	ORCC #1	#	1
	addr = #					
XOR	EOR <i>rb</i> addr	$(rb) \leftarrow (rb) \oplus (addr)$	N ← <b>\$</b>	EORA #1	#	1
	rb = A, B		Z ← <b>\$</b>	EORA \$FF		3
	,		V ← 0	EORB 900h	7	3
	addr = # ☎  [술]		V ~ U	EORA 1,X	4	3
				EORA B,Y	Î	3
				EORB 2,Y+	4	3
				EORA [0,Y]	[4]	6
				EORA [D,X]	[4]	6

ANDCC can be used to clear CCR bits

ORCC can be used to set CCR bits

#### Condition Code Set/Clear

Description	Mnemonic	Operation	CC	Examples	Mode	~
Clear C bit of CCR	CLC	(C) ← 0	(C) ← 0	CLC	•	1
Set C bit of CCR	SEC	(C) ← 1	(C) ← 1	SEC	•	1
Clear V bit of CCR	CLV	(V) ← 0	(V) ← 0	CLV	•	1
Set V bit of CCR	SEV	(V) ← 1	(V) ← 1	SEV	•	1
Clear I bit of CCR	CLI	(I) ← 0	(I) ← 0	CLI	•	1
Set I bit of CCR	SEI	(I) ← 1	(I) ← 1	SEI	•	1

These are all "legacy" instructions – ANDCC and ORCC provide a more general way of setting/clearing individual condition code bits (or groups of bits)

## Byte Clear and Complement

Description	Mnemonic	Operation	CC	Examples	Mode	~
Clear	CLR <i>rb</i>	( <i>rb</i> ) ← \$00	$N \leftarrow 0$	CLRA	•	1
	<i>rb</i> = A, B		Z ← 1			
			V ← 0			
			<b>C</b> ← 0			
	CLR <i>addr</i>	( <i>addr</i> ) ← \$00	N ← 0	CLR \$900		3
			Z ← 1	CLR 1,X	4	2
	addr = 🕾 😉 😭		V ← 0	CLR B,X		2
			<b>C</b> ← 0	CLR [D,Y]		5
Complement	COM <i>rb</i>	$(rb) \leftarrow \$FF - (rb)$	N ← <b>\$</b>	COMA	•	1
	<i>rb</i> = A, B		$Z \leftarrow 1$			
	, , _		$V \leftarrow 0$			
			C ← 1			
	COM addr	$(addr) \leftarrow \$FF - (addr)$	N ← <b>\$</b>	COM \$900		4
			Z ← \$	COM 1,X		3
	addr = 🕾 😉 😭		V ← 0	COM B,X		3
			C ← 1	COM [D,Y]		6

Recall that COM was also considered a member of the arithmetic group

#### Bit Clear/Set and Test

Description	Mnemonic	Operation	CC	Examples	Mode	~
Bit clear	BCLR addr,mask	(addr) ←	N ← <b>\$</b>	BCLR \$50,\$FE		4
		( <i>addr</i> ) ∩ mask8′	Z ← <b>\$</b>	BCLR \$900,\$FE		4
	addr = 🕾 😉		V ← 0	BCLR 1,X,\$01		4
				BCLR 2,X+,\$F0		4
				BCLR 1000t,Y,\$02	Am)	6
Bit set	BSET addr,mask	(addr) ←	N ← <b>\$</b>	BSET \$50,\$FE		4
		( <i>addr</i> ) ∪ mask8	Z ← <b>\$</b>	BSET \$900,\$FE		4
	addr = 🕾 😉		V ← 0	BSET 1,X,\$01	Am)	4
				BSET 2,X+,\$F0		4
				BSET 1000t,Y,\$02		6

#### Bit Clear/Set and Test

Description	Mnemonic	Operation	CC	Examples	Mode	~
Bit clear	BCLR addr,mask	(addr) ←	N ← <b>\$</b>	BCLR \$50,\$FE		4
		( <i>addr</i> ) ∩ mask8′	<b>Z</b> ← <b>\$</b>	BCLR \$900,\$FE		4
	addr = 🕾 🕏		V ← 0	BCLR 1,X,\$01		4
				BCLR 2,X+,\$F0		4
				BCLR 1000t,Y,\$02		6
Bit set	BSET addr,mask	(addr) ←	$N \leftarrow \updownarrow$	BSET \$50,\$FE		4
		( <i>addr</i> ) ∪ mask8	Z ← <b>\$</b>	BSET \$900,\$FE		4
	addr = 🕾 👙		V ← 0	BSET 1,X,\$01		4
				BSET 2,X+,\$F0	Am)	4
				BSET 1000t,Y,\$02		6

Description	Mnemonic	Operation	CC	Exa	mples	Mode	~
Bit test	BIT <i>rb</i> addr	set CCR based on	N ← \$	BITA	#1	#	1
	<i>rb</i> = A, B	$(rb) \cap (addr)$	$Z \leftarrow \updownarrow$	BITA	\$FF		3
			V ← 0	BITB	900h		3
	addr = # ☎  []			BITA	1,X	4	3
				BITA	B,Y		3
				BITB	2,Y+		3
				BITA	[O,Y]		6
				BITA	[D,X]		6

These instructions will prove to be very useful for setting/clearing and testing bits of control/status registers

#### Rotate

Description	Mnemonic	Operation	CC	Examples	Mode	~
Rotate left	ROL <i>rb</i>		N ← <b>\$</b>	ROLA	•	1
through	<i>rb</i> = A, B	$C \leftarrow r_7 \dots r_0$	Z ← <b>\$</b>			
carry			V ← \$			
			C ← <b>\$</b>			
	ROL <i>addr</i>		N ← <b>\$</b>	ROL \$900		4
		C m <sub>7</sub> m <sub>0</sub>	Z ← <b>\$</b>	ROL 1,X		3
	addr = 🕾 😉 😭		V ← <b>\$</b>	ROL B,X		3
			C ← \$	ROL [D,Y]	Am)	6
Rotate right	ROR <i>rb</i>		N ← <b>\$</b>	RORA	•	1
through	<i>rb</i> = A, B	$r_7 \dots r_0$	Z ← <b>\$</b>			
carry			V ← <b>\$</b>			
Joanny			$C \leftarrow 1$			
	ROR addr		N ← <b>\$</b>	ROR \$900		4
		C → m <sub>7</sub> m <sub>0</sub> →	<b>Z</b> ← <b>\$</b>	ROR 1,X		3
	addr = ™ → [→]		V ← <b>\$</b>	ROR B,X		3
	. ,		C ← \$	ROR [D,Y]		6

Note that these are 9-bit rotate operations, where the "C" bit is appended as the *most significant position* 

#### **Arithmetic Shift**

Description	Mnemonic	Operation	CC	Examples	Mode	~
Arithmetic shift left	ASLrb rb = A, B	C	N ← \$ Z ← \$	ASLA		1
	ASL <i>rw</i> <i>rw</i> = D	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	V ← <b>\$</b> C ← <b>\$</b>	ASLD		1
	ASL addr		$N \leftarrow \updownarrow$	ASL \$900		4
		C	$Z \leftarrow \updownarrow$	ASL 1,X		3
	addr = ☎  []		V ← <b>\$</b>	ASL B,X		3
			C ← \$	ASL [D,Y]		6
Arithmetic shift right	ASR <i>rb</i> <i>rb</i> = A, B	r <sub>z</sub> r <sub>o</sub> C	$N \leftarrow \updownarrow$ $Z \leftarrow \updownarrow$	ASRA	•	1
		$r_7 \dots r_0 \longrightarrow C$	V ← \$ C ← \$			
	ASR <i>addr</i>		$N \leftarrow \updownarrow$	ASR \$900		4
			Z ← \$	ASR 1,X		3
	addr = 🕾 🗲 [🗲]	$m_7 \dots m_0 \longrightarrow C$	V ← <b>\$</b>	ASR B,X		3
			C ← \$	ASR [D,Y]		6

Arithmetic shifts are sign-preserving – when shifting left, the sign is preserved in the "C" bit; when shifting right, the sign bit is replicated

# Logical Shift

Description	Mnemonic	Operation	CC	Examples	Mode	~
Logical shift left	LSL $rb$ $rb = A, B$	C - r <sub>7</sub> r <sub>0</sub> - 0	N ← \$ Z ← \$	LSLA	•	1
	LSL <i>rw</i> rw = D	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	V ← <b>\$</b>	LSLD		1
	LSL addr		$N \leftarrow \updownarrow$	LSL \$900		4
		C	<b>Z</b> ← <b>\$</b>	LSL 1,X		3
	addr = ☎  []	, o	V ← <b>\$</b>	LSL B,X	4	3
			C ← \$	LSL [D,Y]		6
Logical shift right	LSR $rb$ $rb = A, B$	0 - r <sub>7</sub> r <sub>0</sub> - C	$ \begin{array}{c} N \leftarrow \updownarrow \\ Z \leftarrow \updownarrow \\ V \leftarrow \updownarrow \end{array} $	LSRA	•	1
	LSR <i>rw</i> rw = D	$0 \rightarrow a_7 \dots a_0 \rightarrow b_7 \dots b_0 \rightarrow C$	V ← ↓ C ← ↓	LSRD	•	1
	LSR addr		$N \leftarrow \updownarrow$	LSR \$900		4
		$0 \longrightarrow m_7 \dots m_0 \longrightarrow C$	$Z \leftarrow \updownarrow$	LSR 1,X		3
	addr = 🕾 😉 😉		V ← <b>\$</b>	LSR B,X		3
			C ← \$	LSR [D,Y]		6

Logical shifts are "zero-fill" shifts – note that ASL and LSL are equivalent (they generate the same opcode)

Note the 16-bit variants of LSL/ASL and LSR

#### Transfer-of-Control Group

- The "theme" that links members of this group together is <u>transfer-of-control</u> from one location of a program to another
  - > unconditional jumps and branches
  - > subroutine linkage
  - > conditional branches
  - > compound test and branch

#### Unconditional Jump

Description	Mnemonic	Operation	CC	Examples	Mode	~
Jump	JMP addr	(PC) ← addr	_	JMP \$900		3
		,		JMP 0,X		3
	addr = 🕾 😉 😭			JMP 100t,Y	S <sub>m</sub>	3
				JMP 1000t,S		4
				JMP [D,Y]	Am)	6
				JMP [1000t,S]		6


Indexed jumps can be used to implement "computed go-to" transfers

Indirect jumps can be used to implement "vector" tables

#### **Unconditional Branch**

Description	Mnemonic	Operation	CC	Examples	Mode	7
(Short) Branch	BRA rel8	(PC) ← (PC) + <i>rel8</i> *	_	BRA <i>label</i>	•	2
Long Branch	LBRA rel16	(PC) ← (PC) + rel16*	_	LBRA <i>label</i>	•	4

\*Calculation of the two's complement relative offset must take into account the byte-length of the branch instruction. The "short" branch (BRA) instruction occupies two bytes while the "long" branch (LBRA) instruction occupies four bytes. Because the program counter is automatically incremented as a by-product of the instruction fetch, the offset calculation must compensate for this.



#### Subroutine Linkage

Description	Mnemonic	Operation	CC	Examples	Mode	~
Jump to	JSR addr	(SP) ← (SP) – 2	_	JSR \$20		4
Subroutine		$((SP)) \leftarrow (PCh)$		JSR \$900		4
	addr = ② 分[分]	$((SP)+1) \leftarrow (PCI)$		JSR 0,X	\$	4
		$(PC) \leftarrow addr$		JSR 100t,Y	\$	4
	$(10) \leftarrow auai$		JSR 1000t,S	4	5	
				JSR [D,Y]	[4]	7
				JSR [1000t,S]	[4]	7
Branch to Subroutine	BSR rel8*	$(SP) \leftarrow (SP) - 2$ $((SP)) \leftarrow (PCh)$ $((SP)+1) \leftarrow (PCl)$ $(PC) \leftarrow (PC) + rel8*$	_	BSR label	Ť	4
Return from Subroutine	RTS	$(PCh) \leftarrow ((SP))$ $(PCl) \leftarrow ((SP)+1)$ $(SP) \leftarrow (SP) + 2$	_	RTS	•	4

<sup>\*</sup>Calculation of the two's complement relative offset must take into account the byte-length of the BSR instruction, which is two bytes.

The indirect version of JSR can be used to implement a subroutine jump table

## Conditional Branches – Simple

Description	Mnemonic	Operation*	CC	Examples	Mode	~**
Branch if	BCC rel8	(PC) ← (PC) + <i>rel</i> 8	-	BCC label	Ť	3/1
carry clear C = 0	LBCC rel16	(PC) ← (PC) + <i>rel16</i>	-	LBCC <i>label</i>	Ť	4/3
Branch if	BCS rel8	$(PC) \leftarrow (PC) + rel8$	-	BCS label	ļ	3/1
carry set C = 1	LBCS rel16	(PC) ← (PC) + <i>rel16</i>	1	LBCS label	·	4/3
Branch if	BNE rel8	$(PC) \leftarrow (PC) + rel8$	-	BNE label	Ť	3/1
not equal $Z = 0$	LBNE rel16	(PC) ← (PC) + <i>rel16</i>	_	LBNE label	İ	4/3
Branch if	BEQ rel8	$(PC) \leftarrow (PC) + rel8$	_	BEQ label	İ	3/1
equal Z = 1	LBEQ rel16	(PC) ← (PC) + <i>rel16</i>	_	LBEQ <i>label</i>	Ť	4/3

<sup>\*</sup>Operation performed if branch is *taken*. If branch is *not* taken, the instruction effectively becomes a "no operation" (NOP). Calculation of the two's complement relative offset must take into account the byte-length of the branch instruction itself (2 for short, 4 for long).

<sup>\*\*</sup>The first number indicates the number of cycles consumed if the branch is *taken*; the second number indicates the number of cycles consumed if the branch is *not taken*.

## Conditional Branches – Simple

Description	Mnemonic	Operation*	CC	Examples	Mode	~**
Branch if	BPL rel8	(PC) ← (PC) + <i>rel</i> 8	_	BPL <i>label</i>	Ť	3/1
positive $N = 0$	LBPL rel16	(PC) ← (PC) + rel16	_	LBPL label	İ	4/3
Branch if	BMI rel8	(PC) ← (PC) + <i>rel</i> 8	_	BMI label	İ	3/1
negative N = 1	LBMI rel16	(PC) ← (PC) + rel16	_	LBMI label	İ	4/3
Branch if	BVC rel8	(PC) ← (PC) + <i>rel</i> 8	_	BVC label	İ	3/1
overflow clear V = 0	LBVC rel16	(PC) ← (PC) + rel16	_	LBVC <i>label</i>	•	4/3
Branch if overflow set	BVS rel8	(PC) ← (PC) + <i>rel</i> 8	_	BVS label	İ	3/1
V = 1	LBVS rel16	(PC) ← (PC) + rel16	_	LBVS label	•	4/3
Branch never	BRN rel8	_	_	BRN label	İ	1
(No-op)	LBRN rel16	_	_	LBRN <i>label</i>	İ	3

<sup>\*</sup>Operation performed if branch is *taken*. If branch is *not* taken, the instruction effectively becomes a "no operation" (NOP). Calculation of the two's complement relative offset must take into account the byte-length of the branch instruction itself (2 for short, 4 for long).

<sup>\*\*</sup>The first number indicates the number of cycles consumed if the branch is *taken*; the second number indicates the number of cycles consumed if the branch is *not taken*.


## Conditional Branches – Signed

Description	Mnemonic	Operation*	CC	Examples	Mode	~**
Branch if	BGT rel8	$(PC) \leftarrow (PC) + rel8$	_	BGT <i>label</i>	İ	3/1
greater than $Z + (N \oplus V) = 0$	LBGT rel16	(PC) ← (PC) + rel16	_	LBGT label	Ť	4/3
Branch if less	BLE rel8	$(PC) \leftarrow (PC) + rel8$	1	BLT label	İ	3/1
than or equal to $Z + (N \oplus V) = 1$	LBLE rel16	(PC) ← (PC) + rel16	-	LBLT <i>label</i>	Ť	4/3
Branch if greater	BGE rel8	$(PC) \leftarrow (PC) + rel8$	ı	BGE label	•	3/1
than or equal $N \oplus V = 0$	LBGE rel16	(PC) ← (PC) + rel16	_	LBGE <i>label</i>	İ	4/3
Branch if	BLT rel8	$(PC) \leftarrow (PC) + rel8$	_	BLT <i>label</i>	İ	3/1
less than N ⊕ V = 1	LBLT rel16	(PC) ← (PC) + rel16	_	LBLT label	Ť	4/3


<sup>\*</sup>Operation performed if branch is *taken*. If branch is *not* taken, the instruction effectively becomes a "no operation" (NOP). Calculation of the two's complement relative offset must take into account the byte-length of the branch instruction itself (2 for short, 4 for long).

<sup>\*\*</sup>The first number indicates the number of cycles consumed if the branch is *taken*; the second number indicates the number of cycles consumed if the branch is *not taken*.

## Derivation of Signed Conditionals




## Derivation of Signed Conditionals



BLE condition  $= Z + (N \oplus V)$ 

BGT condition = (Z + (N ⊕ V))<sup>\*</sup>

## Derivation of Signed Conditionals



**BLT** condition

 $= N' \cdot V + N \cdot V'$ 

 $= N \oplus V$ 

**BGE** condition

= (N ⊕ V)´


## Conditional Branches – Unsigned

Description	Mnemonic	Operation*	CC	Examples	Mode	~**
Branch if	BHI rel8	(PC) ← (PC) + <i>rel</i> 8	_	BHI label	Ť	3/1
higher than $C + Z = 0$	LBHI rel16	(PC) ← (PC) + <i>rel16</i>	_	LBHI <i>label</i>	İ	4/3
Branch if lower	BLS rel8	(PC) ← (PC) + <i>rel</i> 8	_	BLS label	İ	3/1
than or same $C + Z = 1$	LBLS rel16	(PC) ← (PC) + <i>rel16</i>	_	LBLS label	Ť	4/3
Branch if higher than or same	BHS rel8	$(PC) \leftarrow (PC) + rel8$	1	BHS label	Ť	3/1
C = 0	LBHS rel16	(PC) ← (PC) + <i>rel16</i>	-	LBHS label	Ť	4/3
Branch if	BLO rel8	$(PC) \leftarrow (PC) + rel8$	_	BLO label	İ	3/1
lower than C = 1	LBLO rel16	(PC) ← (PC) + <i>rel16</i>	_	LBLO <i>label</i>	Ť	4/3


<sup>\*</sup>Operation performed if branch is *taken*. If branch is *not* taken, the instruction effectively becomes a "no operation" (NOP). Calculation of the two's complement relative offset must take into account the byte-length of the branch instruction itself (2 for short, 4 for long).

<sup>\*\*</sup>The first number indicates the number of cycles consumed if the branch is *taken*; the second number indicates the number of cycles consumed if the branch is *not taken*.

## Derivation of Unsigned Conditionals



# Derivation of Unsigned Conditionals




BLS condition

= C + Z

**BHI** condition

$$= (C + Z)^{\prime}$$

## Derivation of Unsigned Conditionals



BLO condition = C

BHS condition = C'

# Signed vs. Unsigned Conditionals

Example: Difference between BGT and BHI

```
; signed conditional
       #$01 ;interpret as +1
LDAA
CMPA #$FF ;interpret as -1
       label ;branch taken
BGT
; unsigned conditional
       #$01 ;interpret as 1
LDAA
       #$FF ;interpret as 255<sub>10</sub>
CMPA
       label ;branch not taken
BHI
```

#### Bit Test and Branch

Description	Mnemonic	Operation	CC	Examples	M	~
Branch if	BRCLR addr,mask8,rel8	IF	_	BRCLR \$50,01,label		4
bits clear		$(addr) \cap mask8 = 0$		BRCLR \$900, <mark>01</mark> ,label		5
	addr = 🕾 🕏			BRCLR 0,X,\$FF,label	Ą.	4
		THEN		BRCLR 10t,X, <mark>01</mark> ,label	1	4
		(PC) ← (PC) + <i>rel8</i>		BRCLR 100t,Y,02,label	7	6
				BRCLR 1000t,S,03,label		8
Branch if	BRSET addr,mask8,rel8	IF	1	BRSET \$50,01,label		4
bits set		$(addr)' \cap mask8 = 0$		BRSET \$900,01,label		5
	addr = 🕾 🕏			BRSET 0,X,\$FF,label	1	4
		THEN		BRSET 10t,X, <mark>01</mark> ,label	7	4
		(PC) ← (PC) + <i>rel8</i>		BRSET 100t,Y,02,label	F	6
				BRSET 1000t,S,03,label		8

These instructions are very useful for testing status registers (of on-chip peripheral devices) and branching based on the state of a single bit or a set of bits

### Register Test and Branch

Description	Mnemonic	Operation	CC	Examples	Mode	~
Test Register and Branch if	TBEQ r,rel9	IF (r) = 0	_	TBEQ A,label	-	3
Zero	r = A,B,D,X,Y,S	(PC) ← (PC) + <i>rel9</i>		TBEQ Y,label	i	3
Test Register and Branch if	TBNE r, rel9	IF $(r) \neq 0$ THEN	_	TBNE X,label		3
Not Zero	r = A,B,D,X,Y,S	(PC) ← (PC) + <i>rel9</i>		TBNE SP, label	Ů	3

"Compound" test and branch instructions (such as these and the ones on the next slide) can greatly simplify management and control of loop structures

Note that, for these instructions, the relative offset is extended to 9-bits

#### INC/DEC Register, Test and Branch

Description	Mnemonic	Operation	CC	Examples	Mode	~
INC Register	IBEQ r,rel9	$(r) \leftarrow (r) + 1$	_	IBEQ A, <i>label</i>	Ť	3
and Branch if Zero	r = A,B,D,X,Y,SP	$  F (r) = 0 \text{ THEN} $ $  (PC) \leftarrow (PC) + rel9$		IBEQ Y,label	•	3
INC Register and Branch if	IBNE r, rel9	$(r) \leftarrow (r) + 1$	1	IBNE X,label	Ť	3
Not Zero	r = A,B,D,X,Y,SP	$  F (r) \neq 0 \text{ THEN} $ $  (PC) \leftarrow (PC) + rel9$		IBNE SP, label	Ť	3
DEC Register and Branch if	DBEQ r,rel9	$(r) \leftarrow (r) - 1$	1	DBEQ A, label	i	3
Zero	r = A,B,D,X,Y,SP	$  F (r) = 0 \text{ THEN} $ $  (PC) \leftarrow (PC) + rel9$		DBEQ Y,label	•==	3
DEC Register and Branch if	DBNE r,rel9	$(r) \leftarrow (r) - 1$	-	DBNE X,label	İ	3
Not Zero	r = A,B,D,X,Y,SP	$  F (r) \neq 0 \text{ THEN} $ $  (PC) \leftarrow (PC) + rel9$		DBNE SP,label	·	3

Note that, for these instructions, the relative offset is extended to 9-bits

# Clicker Quiz

org \$8000 jmp iloop iloop lbra iloop

- The address to which the JMP instruction transfers control is:
  - A. \$8000
  - B. \$8001
  - C. \$8002
  - D. \$8003
  - E. none of the above

org \$8000
Ibra iloop
iloop jmp iloop

- 2. The offset assembled for the LBRA instruction is:
  - A. \$0000
  - B. \$0001
  - C. \$0002
  - D. \$0003
  - E. none of the above

#### Machine Control Group

- The "theme" that links members of this group together is <u>machine control</u> in response to interrupts and exceptions
- <u>Definition</u>: An <u>interrupt</u> is an unexpected (asynchronous), hardware-induced subroutine call
- Example: A sensor firing or a button being pressed could be used to generate an interrupt
- <u>Definition</u>: An <u>exception</u> is an unexpected run-time anomaly
- Example: Fetching an unimplemented instruction opcode would cause an exception ("trap")

#### Machine Control - 1

Description	Mnemonic	Operation	CC	Examples	M	~
Return from Interrupt	RTI	$(CCR) \leftarrow ((SP)), (SP) \leftarrow (SP) + 1,$ $(D) \leftarrow ((SP)), (SP) \leftarrow (SP) + 2,$ $(X) \leftarrow ((SP)), (SP) \leftarrow (SP) + 2,$ $(Y) \leftarrow ((SP)), (SP) \leftarrow (SP) + 2,$ $(PC) \leftarrow ((SP)), (SP) \leftarrow (SP) + 2$	all <sup>1</sup>	RTI	•	8/10 <sup>2</sup>
Unimplemented Opcode Trap	TRAP	$(SP) \leftarrow (SP) - 2, ((SP)) \leftarrow (PC),$ $(SP) \leftarrow (SP) - 2, ((SP)) \leftarrow (Y),$ $(SP) \leftarrow (SP) - 2, ((SP)) \leftarrow (X),$ $(SP) \leftarrow (SP) - 2, ((SP)) \leftarrow (D),$ $(SP) \leftarrow (SP) - 1, ((SP)) \leftarrow (CCR),$ I bit of CCR $\leftarrow$ 1, $(PC) \leftarrow (Trap \ Vector)$	_	\$18 tn <sup>3</sup>	•	11
Software Interrupt	SWI	$(SP) \leftarrow (SP) - 2$ , $((SP)) \leftarrow (PC)$ , $(SP) \leftarrow (SP) - 2$ , $((SP)) \leftarrow (Y)$ , $(SP) \leftarrow (SP) - 2$ , $((SP)) \leftarrow (X)$ , $(SP) \leftarrow (SP) - 2$ , $((SP)) \leftarrow (D)$ , $(SP) \leftarrow (SP) - 1$ , $((SP)) \leftarrow (CCR)$ , I bit of CCR ← 1, $(PC) \leftarrow (SWI \ Vector)$	_	SWI	•	9

<sup>&</sup>lt;sup>1</sup> RTI affects *all* the condition code bits, with the *exception* of X, which cannot be set by a software instruction once it is cleared.

<sup>&</sup>lt;sup>2</sup> Normal execution requires 8 cycles. If another interrupt is pending when the RTI is executed, 10 cycles are consumed.

<sup>&</sup>lt;sup>3</sup> Unimplemented 2-byte opcodes are those where the first opcode byte is \$18 and the second opcode byte ranges from \$30 to \$39 or \$40 to \$FF.

#### Machine Control - 2

Description	Mnemonic	Operation	CC	Examples	M	~
Enter Background Debug Mode	BGND	Like a software interrupt, but no registers are stacked – routines in the BDM ROM control operation	1	BGND	•	5
Wait for Interrupt	WAI	$(SP) \leftarrow (SP) - 2, \ ((SP)) \leftarrow (PC), \ (SP) \leftarrow (SP) - 2, \ ((SP)) \leftarrow (Y), \ (SP) \leftarrow (SP) - 2, \ ((SP)) \leftarrow (X), \ (SP) \leftarrow (SP) - 2, \ ((SP)) \leftarrow (D), \ (SP) \leftarrow (SP) - 1, \ ((SP)) \leftarrow (CCR), \ $ <b>Stop CPU Clocks</b>	I	WAI	•	8/54
Stop Processing	STOP	$(SP) \leftarrow (SP) - 2$ , $((SP)) \leftarrow (PC)$ , $(SP) \leftarrow (SP) - 2$ , $((SP)) \leftarrow (Y)$ , $(SP) \leftarrow (SP) - 2$ , $((SP)) \leftarrow (X)$ , $(SP) \leftarrow (SP) - 2$ , $((SP)) \leftarrow (D)$ , $(SP) \leftarrow (SP) - 1$ , $((SP)) \leftarrow (CCR)$ , <b>Stop All Clocks</b>	ı	STOP	•	9/5 <sup>4</sup>
No-operation	NOP	_	_	NOP	•	1

<sup>&</sup>lt;sup>4</sup> The cycles listed correspond to entering and exiting WAI or STOP

#### Special Group

- The "theme" that links members of this group together is <u>special instructions</u> not normally found on "generic" microcontrollers
  - *≻min/max*
  - > multiply and accumulate
  - > table lookup and interpolate
  - > fuzzy logic

#### Min/Max - 1

Description	Mnemonic	Operation	CC	Examples	Mode	~
Unsigned	MINA addr	$(A) \leftarrow \min \{(A), (addr)\}$	N ← <b>\$</b>	MINA 0,X	Î	4
8-bit			Z ← <b>\$</b>	MINA 2,X+	<b>5</b>	4
Minimum	addr = 👉 😭		V ← <b>\$</b>	MINA 1000t,Y	<b></b>	5
			C ← <b>\$</b>	MINA [D,X]	<b>[</b>	7
				MINA [2,Y]	4	7
	MINM addr	$(addr) \leftarrow \min \{(A), (addr)\}$	N ← <b>\$</b>	MINM 0,X	<b>F</b>	4
			Z ← <b>\$</b>	MINM 2,X+	<b>\$</b>	4
	addr =		V ← <b>\$</b>	MINM 1000t,Y	<b>\$</b>	5
			C ← <b>\$</b>	MINM [D,X]	<b>[</b>	7
				MINM [2,Y]		7
Unsigned	MAXA <i>addr</i>	$(A) \leftarrow \max \{(A), (addr)\}$	N ← <b>\$</b>	MAXA 0,X	<i>\$</i>	4
8-bit			Z ← <b>\$</b>	MAXA 2,X+	<b></b>	4
Maximum	addr = 👙 🗐		V ← <b>\$</b>	MAXA 1000t,Y	<i>\$</i>	5
			C ← <b>\$</b>	MAXA [D,X]		7
				MAXA [2,Y]		7
	MAXM <i>addr</i>	$(addr) \leftarrow \max \{(A), (addr)\}$	N ← <b>\$</b>	MAXM 0,X	<b>\$</b>	4
			Z ← <b>\$</b>	MAXM 2,X+	<b>*</b>	4
	addr = 👙 🗐		V ← <b>\$</b>	MAXM 1000t,Y	<b></b>	5
			C ← <b>\$</b>	MAXM [D,X]	3	7
				MAXM [2,Y]		7

The min/max instructions were also included in the arithmetic group

## Min/Max - 2

Description	Mnemonic	Operation	CC	Examples	Mode	~
Unsigned	EMIND addr	(D) ←	N ← <b>\$</b>	EMIND 0,X	4	4
16-bit		min {(D), ( <i>addr</i> ):( <i>addr</i> +1)}	Z ← <b>\$</b>	EMIND 2,X+		4
Minimum	addr = 👙 😭		V ← <b>\$</b>	EMIND 1000t,Y	<b>*</b>	5
			C ← <b>\$</b>	EMIND [D,X]	<b>[</b>	7
				EMIND [2,Y]		7
	EMINM addr	(addr):(addr+1) ←	N ← <b>\$</b>	EMINM 0,X	4	4
		min {(D), ( <i>addr</i> ):( <i>addr</i> +1)}	Z ← <b>\$</b>	EMINM 2,X+	4	4
	addr = 👉 😭		V ← <b>\$</b>	EMINM 1000t,Y	4	5
			C ← <b>\$</b>	EMINM [D,X]	<b></b>	7
				EMINM [2,Y]	[3]	7
Unsigned	EMAXD addr	(D) ←	N ← <b>\$</b>	EMAXD 0,X	4	4
16-bit		max {(D), ( <i>addr</i> ):( <i>addr</i> +1)}	Z ← <b>\$</b>	EMAXD 2,X+	<b>**</b>	4
Maximum	addr = 👙 🗐		V ← <b>\$</b>	EMAXD 1000t,Y	<i>•</i>	5
			C ← <b>\$</b>	EMAXD [D,X]	1	7
				EMAXD [2,Y]		7
	EMAXM addr	(addr):(addr+1) ←	N ← <b>\$</b>	EMAXM 0,X	<b>F</b>	4
		max {(D), (addr):(addr+1)}	Z ← <b>\$</b>	EMAXM 2,X+	<b>*</b>	4
	addr =		V ← <b>\$</b> C ← <b>\$</b>	EMAXM 1000t,Y	\$	5
				EMAXM [D,X]		7
				EMAXM [2,Y]		7

### Multiply and Accumulate


Description	Mnemonic	Operation	CC	Examples	~
16x16 integer multiply and accumulate	EMACS addr addr = special	(addr):(addr+1):(addr+2):(addr+3) ← (addr):(addr+1):(addr+2):(addr+3) + (((X)) x ((Y)))	$ \begin{array}{c} N \leftarrow \updownarrow \\ V \leftarrow \updownarrow \\ Z \leftarrow \updownarrow \\ C \leftarrow \updownarrow \end{array} $	EMACS \$900	13

The "multiply and accumulate" operation is a staple of most digital signal processing (DSP) algorithms. The 9S12C32 (running at 24 MHz) is "fast enough" to perform DSP functions on audio signals (of approx. 10 KHz bandwidth)

### Table Lookup and Interpolate

Description	Mnemonic	Operation	CC	Examples	Mode	~
Table	TBL <i>addr</i>	(A) ← (addr) +	N ← <b>\$</b>	TBL 0,X		8
Lookup		{ (B) X { (addr+1) - (addr) } }	Z ← \$	TBL 2,X+		8
and	addr= <i>⁵</i> *		C ← ?	TBL 2,Y-	r (hy	8
Interpolate				TBL -16t,PC		8
'				TBL 15t,SP		8
	ETBL addr	(D) ← (addr):(addr+1) +	N ← <b>\$</b>	ETBL 0,X		10
		(B) X ( (addr+2):(addr+3) -	Z ← <b>\$</b>	ETBL 2,X+		10
	addr = ♂*	(addr):(addr+1) } }	C ← ?	ETBL 2,Y-	3	10
				ETBL -16t,PC	3	10
				ETBL 15t,SP		10

<sup>\*</sup>Only indexed modes with "short" constant offsets (requiring no extension bytes) can be used.



## Fuzzy Logic

Description	Mnemonic	Operation	CC	Examples	~
Determine Grade of Membership	MEM	$((Y)) \leftarrow$ grade of membership $(Y) \leftarrow (Y) + 1$ $(X) \leftarrow (X) + 4$	$\begin{array}{c} N \leftarrow ? \\ Z \leftarrow ? \\ V \leftarrow ? \\ C \leftarrow ? \\ H \leftarrow ? \end{array}$	MEM	5
Fuzzy Logic Rule Evaluation	REV	MIN – MAX rule evaluation	$\begin{array}{l} N \leftarrow ? \\ Z \leftarrow ? \\ V \leftarrow 1 \\ C \leftarrow ? \\ H \leftarrow ? \end{array}$	REV	*
Fuzzy Logic Rule Evaluation (Weighted)	REVW	MIN – MAX rule evaluation with optional rule weighting; C bit in CCR selects weighted (1) or unweighted (0) rule evaluation	$\begin{array}{l} N \leftarrow ? \\ Z \leftarrow ? \\ V \leftarrow 1 \\ C \leftarrow ? \\ H \leftarrow ? \end{array}$	REVW	*
Weighted Average	WAV	Performs weighted average calculations on values stored in memory	$\begin{array}{l} N \leftarrow ? \\ Z \leftarrow 1 \\ V \leftarrow ? \\ C \leftarrow ? \\ H \leftarrow ? \end{array}$	WAV	*

<sup>\*</sup>Number of cycles varies based on number of elements in rule list.

These instructions take so many cycles that provisions have been added to allow them to be interrupted in progress

## Fun Things to Think About

 The 68HC(S)12 has about 200 different instructions (of which there are about 1000 variants) – how many instructions are really needed to make a viable computer?


### PIC microcontrollers have as few as 33

 The 68HC(S)12 has a fairly simple programming model (in terms of user accessible registers) – can a viable computer be built with even fewer registers?

### The 68HC05 has just A and X registers

 What capabilities would a much larger register set afford?

Less "memory traffic" (load/store idea)



## Microcontroller-Based Digital System Design

## **Module 1-C**

**Assembly Language Programming Techniques: Control Structures** 

### Outline

- Introduction
  - Pseudo Ops
  - Expressions
  - Constants
  - Strings
- Basic control structures
  - IF- ELSE IF
  - SWITCH (CASE)
  - FOR
  - WHILE
  - DO WHILE
  - Assembly-style FOR and DO loops

## Learning Objectives

- <u>list</u> commonly used pseudo-ops and <u>describe</u> their purpose
- <u>describe</u> how expressions can be utilized in assembly language code
- <u>list</u> the types of constants that can be utilized and <u>describe</u> how they are specified
- describe the utility of labels
- <u>describe</u> how if-then-else and case control structures can be realized in assembly code
- <u>distinguish</u> among and <u>effectively utilize</u> for, do, repeat, and while loop control structures
- <u>compile</u> C language code segments into assembly language
- compare "hand compiled" C code segments with machine-compiled code

### Introduction

- The basic idea of a control structure is to allow controlled execution of a certain block of code
- The control structures described here will be relatively generic (i.e., not tied to any specific high-level language)
- The basic concepts covered here are applicable to assembly-level programming in general
- Note that each assembler program will have its own conventions and "peculiarities" (e.g, comments delineated by semicolons, etc.)

### Pseudo Ops

- A pseudo op is an assembler directive, i.e., it tells the assembler to "do something" but does not generate any executable code in and of itself
- Each assembler program has its own set of pseudo ops that it recognizes

## Pseudo Ops

- The pseudo ops recognized by the assembler program include the following:
  - RMB: reserve memory byte allocates memory (only) for a variable or array
  - EQU: equate a symbol (label) with a numeric value (mainly used to improve the readability of assembly code)
  - FCB (or DB): form constant byte (or define byte) assign an initial value to an 8-bit (byte) variable or array
  - FDB (or DW): form double byte (or define word assign an initial value to a 16-bit (word) variable or array

## Pseudo Ops

- The pseudo ops recognized by assembler program include the following:
  - FCC: form constant character used with quoted strings
  - ORG: originate code sets the assembler program's internal location counter to the address specified (if this statement is missing, 0000h is assumed)
  - INCLUDE: include the specified assembly source file at the current location
  - END: indicates the end of the assembly source file

## Expressions

- Expressions can also be included in the operation field of certain instructions
- It is important to remember, however, that these expressions are evaluated at assembly time (not during program execution)

Examples: Idaa #2\*value/37

bne exit+1

staa mem+2

### **Constants**

- Hexadecimal values can be specified using either a prefix of "\$" (CW) or a suffix of "h" (other assemblers - note that all hexadecimal constants specified using a suffix of "h" must have a leading digit in the range of 0-9)
- Examples: \$A7 is the same as 0A7h\$3A is the same as 3Ah
- Decimal values can be specified using a suffix of "t" (CW default base – no suffix)
- Binary values can be specified using a suffix of "b" (CW – prefix of %)
- Example: 01100111b is the same as 67h

## Strings

 Quoted strings are converted to equivalent ASCII characters by the assembler program

```
Examples: cmpa #'J'
string fcc "Hello world"
```

### Labels

- Labels are symbols used to represent memory locations in which program or data are stored
- When used in the operand field of a transferof-control instruction, the assembler converts these symbols to absolute locations (for "jump" instructions) or signed relative offsets (for "branch" instructions)
- Examples:

```
org $800
jmp iloop ; address is $803
iloop bra iloop ; offset is $FE
```

### IF-ELSE IF

#### C Syntax:

if (condition 1)

<statement 1>;

else if (condition 2)

<statement 2>;

else if (condition 3)

<statement 3>;

#### Example:

```
if(i==1)
```

pay=100;

else if(i==2)

pay=200;

else if(i==3)

pay=300;

else if(i==4)

pay=400;

```
Hand Compilation:
i
         rmb
                  1;
                  2;
         rmb
pay
                  i
         ldaa
if1
                   #1
         cmpa
                  if2
         bne
                  #100,pay
         movw
                   if end
         bra
if2
                  #2
         cmpa
                   if3
         bne
                  #200, pay
         movw
                   if end
         bra
if3
                  #3
         cmpa
                   if4
         bne
                   #300,pay
         movw
                   if end
         bra
if4
                  #4
         cmpa
                   if end
         bne
                  #400,pay
         movw
if end
```

### SWITCH (CASE)

```
C Syntax:
switch (variable) {
 case value 1:
    <statement 1>;
    break;
 case value 2:
    <statement 2>;
    break:
 case value 3:
   <statement 3>;
   break:
 default:
   <statement default>;
```

```
Example:
switch(i) {
   case 1:
       pay=100;
       break;
   case 2:
       pay=200;
       break;
   case 3:
       pay=300;
       break;
   case 4:
       pay=400;
       break;
   default:
       pay=0;
```

```
Hand Compilation:
i
                  1;
         rmb
                  2;
         rmb
pay
case start
                  i
         ldaa
case1
                  #1
         cmpa
         bne
                  case2
                  #100,pay
         movw
                  case exit
         bra
case2
                  #2
         cmpa
                  case3
         bne
                  #200,pay
         movw
                  case exit
         bra
case3
                  #3
         cmpa
                  case4
         bne
                  #300,pay
         movw
                  case exit
         bra
case4
                  #4
         cmpa
                  default
         bne
                  #400,pay
         movw
         bra
                  case exit
default
                  #0,pay
         movw
case exit
```

### FOR

#### C Syntax:

```
for (variable initialization; condition; variable update) { <statements executed while condition is true>;
```

```
Example:
unsigned int I;

for(I=1;I<=10;I++) {
    <statements>;
}
```

# 16-bit unsigned control variable

```
Hand Compilation:
     rmb
I
for start
     movw #1,I
for loop
     ldd I
     cpd #10
     bhi
           for exit
     <statements>
     ldd
          Т
     addd #1
     std I
     bra for loop
for exit
     <statements>
```

### WHILE

#### C Syntax:

```
while (condition) {
```

<statements executed while condition is true>;

```
Example:
unsigned int I;

I=1;
while(I<=10) {
    <statements>;
    I++;
}
```

# 16-bit unsigned control variable

```
Hand Compilation:
     rmb
I
while_start
     movw #1,I
while loop
     ldd I
     cpd #10
     bhi while_exit
     <statements>
     ldd I
     addd #1
     std I
     bra while_loop
while exit
     <statements>
```

### DO WHILE

```
C Syntax:
```

```
do {
```

<statements executed while condition is true>;

```
} while (condition)
```

```
Example:
unsigned int I;

I=1;
do {
<statements>;
I++;
} while(I<=10)</pre>
```

# 16-bit unsigned control variable

```
Hand Compilation:
     rmb 2
I
dowhile_start
     movw #1,I
dowhile loop
     <statements>
     ldd I
     addd #1
     std I
     cpd #10
     bls dowhile_loop
dowhile exit
     <statements>
```

## "Assembly Style" FOR (0-255)

### Key: Use <u>registers</u> as loop counters

```
___ ; unsigned byte
          ITER EQU
                                      Basic idea: Count (B)
          for start
                                      down, and use the
                                      ZERO condition as a
                ldab #ITER+1
                                      completion indicator
          for loop
                dbeq b,for_exit
calculation of
ITER+1 is
                                      make use of "compound"
done at
                <statements>
                                      decrement and branch
 ssembly time
                                      instruction
                bra
                      for loop
          for_exit
                <statements>
```

## "Assembly Style" FOR (0-65,535)

### Key: Use <u>registers</u> as loop counters

```
____ ; unsigned word
          ITER EQU
                                       Basic idea: Count (X)
          for start
                                       down, and use the
                                       ZERO condition as a
                 1dx
                       #ITER+1
                                       completion indicator
          for loop
                 dbeq x,for_exit
calculation of
ITER+1 is
                                      make use of "compound"
done at
                 <statements>
                                      decrement and branch
assembly time
                                      instruction
                bra
                       for loop
          for_exit
```

Note: In "assembly style" FOR constructs, the <u>loop</u> <u>overhead</u> is reduced to 3 instructions

<statements>


## "Assembly Style" DO (1-256)

```
ITER EQU ____ ; unsigned byte
do_start
                         code block is executed
      ldab #ITER
                              at least once
do_loop
      <statements>
                         completion check at bottom of loop
     dbne b,do_loop
do exit
      <statements>
```

## "Assembly Style" DO (1 - 65,536)

```
ITER EQU ____ ; unsigned byte
do_start
                       code block is executed
           #ITER
                            at least once
     ldx
do loop
     <statements>
                          completion check
                        at <u>bottom</u> of loop
     dbne x,do_loop
do exit
     <statements>
```

Note: In "assembly style" DO constructs, the <u>loop</u> <u>overhead</u> is reduced to 2 instructions



## Microcontroller-Based Digital System Design

### **Module 1-D**

Assembly Language Programming Techniques: Control Structure Applications

### Outline

- "Straight-line" programming example
- Control structure programming examples
  - Software delay
  - Extended-precision binary add
  - Extended-precision decimal subtract

## Learning Objective

 <u>calculate</u> cycle counts of various loop structures and <u>compare</u> their effectiveness

## Basic Programming Example:

Write a complete 68HC(S)12 assembly program that converts a 4-digit BCD number, stored at locations \$900 and \$901, into its 16-bit binary equivalent, stored at locations \$902 and \$903.

Illustration: If locations \$900 and \$901 contain  $20_{BCD}$  and  $48_{BCD}$ , respectively (which represent  $2048_{10}$ ), the program should produce the 16-bit result  $0800_{16}$  in locations \$902 and \$903.

```
; 4-digit packed BCD number is in (900h):(901h)
; 16-bit converted binary number is in (902h):(903h)
 Method:
 Binary = ((((Thousands Dig) X 10) + (Hundreds Dig)) X 10
            + (Tens Dig)) X 10 + (Ones Dig)
               800h
       org
;
; process thousands digits
       ldaa
               $900
                      ; get most significant two digits
convw
                          of BCD number
       lsra
                      ; move thousands position to lower nibble
       lsra
       lsra
       lsra
       ldab
               #10t
                      ; (D) = (Thousands Dig) X 10
       mul
       std
               $902
                      ; use result location as an accumulator
```

```
process hundreds digit
                       ; reload most significant two digits
       ldab
               $900
               #$0F
                      ; mask off upper nibble
       andb
       clra
                       ; zero extend
       addd
               $902
                      ; add hundreds digit to running total
       ldy
               #10t
       emul
                       ; multiply running total by 10
                       ; save in result accumulator
       std
               $902
;
; process tens digit
;
       ldab
               $901
                      ; get least significant two digits
                          of BCD number
       lsrb
                       ; move tens position to lower nibble
       lsrb
       lsrb
       lsrb
       clra
                       ; zero extend
       addd
               $902
                       ; add tens digit to running total
       ldy
               #10t
       emul
                       ; multiply running total by 10
       std
               $902
```

```
;
; process ones digit
       ldab
              $901 ; reload least significant two digits
       andb
              #$0F
                      ; mask off upper nibble
       clra
                      ; zero extend
       addd
              $902
                      ; add to running total
                      ; store final result
       std
              $902
                      ; DONE
       stop
; test data declaration
              900h
       org
       fdb
bcd
              $2048
bin
       fdb
              $0000
       end
```

```
; process ones digit
              $901 ; reload least significant two digits
       ldab
       andb
              #$0F ; mask off upper nibble
       clra
                      ; zero extend
       addd
              $902
                      ; add to running total
       std
              $902
                      ; store final result
       stop
                      : DONE
: test data declaration
              900h
       org
       fdb
              $2048
bcd
bin
       fdb
              $0000
       end
```

# Question: How many cycles are required to perform a conversion? 60


## Software Delay

- Software delay routines can be used in applications requiring non-precision time delays (intervals)
- Example application: key de-bouncing
- Question: Why are the delays provided by software routines (potentially) non-precision?
  - parameter-dependent overhead
  - interrupt processing
- Question: For applications that require precision delays, what approach should be used instead?
  - timer module

## Software Delay

#### Method:

- utilize doubly-nested loop
- construct inner loop to provide one millisecond (1 ms) of delay
- construct outer loop to control the number of times the inner loop is entered
- total execution time will be approximately equal to the number of times the inner loop is executed
- Entry/Exit conditions:
  - at entry, (A) = number of milliseconds to delay
  - at exit, all registers should be unchanged



Note: Need to know *clock speed* of Software Delay CPU to do this – here, assume it is 8 MHz, i.e., each *cycle* is 125 ns

- Execution time analysis:
  - formula for total cycles consumed

Total Cycles = 
$$(A) * [(X)*3 + 5] + 20$$


- solve for (A) = 1 (i.e., 1 ms delay)

$$8000 = (1) * [(X)*3 + 5] + 20$$
  
Here, X ~  $2658_{10}$ 

- solve for (A) = 100 (i.e., 100 ms delay)

$$800,000 = (100) * [(X)*3 + 5] + 20$$
  
Here, X ~  $2664_{10}$ 

So, what value should be used??



# Clicker Quiz

		_		
N	equ	?		
	org	\$800		
macme				
	pshb		;	(2)
	pshx		;	(2)
	pshy		;	(2)
	ldx	#XA	;	(2)
	ldy	#YA	;	(2)
	movw	#0,ACM	;	(5)
	movw	#0,ACM+2		
	ldab	#N	-	(1)
loop			•	<b>\</b> - <i>\</i>
<b>_</b>	emacs	ACM	;	(13)
	leax	2,x	;	(2)
	leax leay dbne	2,y	;	(2)
	leay		;	
	leay dbne	2,y	;	(2) (3)
	leay dbne puly	2,y	;	(2) (3)
	leay dbne puly pulx	2,y	;;;	(2) (3) (3) (3)
	leay dbne puly pulx pulb	2,y	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	<ul><li>(2)</li><li>(3)</li><li>(3)</li><li>(3)</li><li>(3)</li></ul>
	leay dbne puly pulx	2,y	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	(2) (3) (3) (3)
ACM	leay dbne  puly pulx pulb rts	2,y	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	<ul><li>(2)</li><li>(3)</li><li>(3)</li><li>(3)</li><li>(3)</li></ul>
ACM XA	leay dbne  puly pulx pulb rts	2,y b,loop	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	<ul><li>(2)</li><li>(3)</li><li>(3)</li><li>(3)</li><li>(3)</li></ul>
ACM XA YA	leay dbne  puly pulx pulb rts	2,y b,loop	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	<ul><li>(2)</li><li>(3)</li><li>(3)</li><li>(3)</li><li>(3)</li></ul>

- 1. If N=0, the total number of cycles consumed by "macme" is:
  - A. 55
  - B. 235
  - C. 5135
  - D. 5155
  - E. none of these

N	equ	?		
	org	\$800		
macme	_			
	pshb		;	(2)
	pshx		;	(2)
	pshy		;	(2)
	ldx	#XA	;	(2)
	ldy	#YA	;	(2)
	movw	#0,ACM	;	(5)
	movw	#0,ACM+2	;	(5)
	ldab	# <b>N</b>		(1)
loop			-	
_	emacs	ACM	;	(13)
	leax	2,x		(2)
	leay	2,y	;	(2)
	dbne	b,loop	;	(3)
	puly		;	(3)
	pulx			(3)
	pulb			(3)
	rts		-	(5)
	_ <b></b>		•	(-,
ACM	rmb	4		
XA	fdb	?,?,?		
YA	fdb	?,?,?		

- 2. If N=1, the total number of cycles consumed by "macme" is:
  - A. 55
  - B. 235
  - C. 5135
  - D. 5155
  - E. none of these

N	equ	?		
	org	\$800		
macme				
	pshb		;	(2)
	pshx		;	(2)
	pshy		;	(2)
	ldx	#XA	;	(2)
	ldy	#YA	;	(2)
	movw	#0,ACM	;	(5)
	movw	#0,ACM+2	;	(5)
	ldab	#N	;	(1)
loop				
	emacs	ACM	;	(13)
	leax	2,x	;	(2)
	leay	2,y	;	(2)
	dbne	b,loop	;	(3)
	puly		;	(3)
	pulx		;	(3)
	pulb		;	(3)
	rts		;	(5)
ACM	rmb	4		
XA	fdb	?,?,?		
YA	fdb	?,?,?		

- 3. If N=10, the total number of cycles consumed by "macme" is:
  - A. 55
  - B. 235
  - C. 5135
  - D. 5155
  - E. none of these

N	equ	?		
	org	\$800		
macme				
	pshb		;	(2)
	pshx		;	(2)
	pshy		;	(2)
	ldx	#XA	;	(2)
	ldy	#YA	;	(2)
	movw	#0,ACM	;	(5)
	movw	#0,ACM+2	;	(5)
	ldab	#N	;	(1)
loop				
	emacs	ACM	;	(13)
	leax	2,x	;	(2)
	leay	2,y	;	(2)
	dbne	b,loop	;	(3)
	puly		;	(3)
	pulx		;	(3)
	pulb		;	(3)
	rts		;	(5)
ACM	rmb	4		
XA	fdb	?,?,?		
YA	fdb	?,?,?		

- 4. If N=255, the total number of cycles consumed by "macme" is:
  - A. 55
  - B. 235
  - C. 5135
  - D. 5155
  - E. none of these

## **Extended Precision Binary Add**

- Extended (sometimes called "infinite")
   precision arithmetic routines are based on
   using the carry flag (CF) to propagate a carry
   (or borrow) forward, starting with the least
   significant byte and ending with the most
   significant byte
- For addition, the operands are called the "augend" (the number on *top*) and the "addend" (the number on the *bottom*)
- Index registers are typically used as pointers to the operand and result arrays
- Auto-increment/decrement addressing can be used as a convenient means of "bumping" the pointers after each iteration

## **Extended Precision Binary Add**

#### Assume the following declarations:

```
augend FCB
                Isb, · · · ,msb
addend FCB Isb, · · · ,msb
nbytes EQU
                        ; number of bytes, each operand
Method:
(augend) \leftarrow (augend) + (addend)
   (augend) \leftarrow (X)
                             Note: Here, the result
+ (addend) \leftarrow (Y)
                             overwrites the augend
   (result) \leftarrow (X)
```

## **Extended Precision Binary Add**

```
addn
         ldab
                   #nbytes ; B is loop counter
         ldx
                   #augend; X and Y are pointers
         ldy
                   #addend; to operand arrays
         clc
                            ; CF \leftarrow 0 initially
         Idaa
                  0,x
loop
                            ; access augend byte
         adca
                   1,y+
                            ; add addend, bump pointer
                   1,x+
         staa
                            ; store result in augend byte,
                              bump pointer
         dbne
                  b,loop
                            ; continue until complete
         rts
```

## **Basic Extended Precision Modifications**

- Modifying the extended precision binary ADD routine to perform a binary SUBTRACT or decimal ADD is fairly straight-forward
- Note: For subtraction, the operands are called the "minuend" (the number on the top) and the "subtrahend" (the number on the bottom)
- Question: What modification(s) are necessary for each case?

## **Extended Precision Binary Subtract**

```
addn
         ldab
                   #nbytes ; B is loop counter
         ldx
                   #augend; X and Y are pointers
         ldy
                   #addend; to operand arrays
         clc
                            ; CF \leftarrow 0 initially
         Idaa
                   0,x
loop
                            ; access augend byte
         sbca
                   1,y+
                            ; add addend, bump pointer
         staa
                   1,x+
                            ; store result in augend byte,
                               bump pointer
         dbne
                   b,loop
                            ; continue until complete
         rts
```

## **Extended Precision Decimal Add**

addn	ldab ldx ldy clc	#augend	<ul> <li>; B is loop counter</li> <li>; X and Y are pointers</li> <li>; to operand arrays</li> <li>; CF ← 0 initially</li> </ul>
loop	ldaa	0,x	; access augend byte
	adca daa	1,y+	; add addend, bump pointer
	staa	1,x+	<ul><li>; store result in augend byte,</li><li>; bump pointer</li></ul>
	dbne	b,loop	; continue until complete
	rts		

## **Extended Precision Decimal Subtract**

- Writing an extended precision decimal subtract routine, however, is a bit more challenging
- Question: Why?

There is no "decimal adjust after subtraction" instruction

### **Extended Precision Decimal Subtract**

#### **Assume the following declarations:**

```
minuend FCB Isb, · · · ,msb operands stored in subhend FCB Isb, · · · ,msb packed BCD format nbytes EQU ? ; number of bytes, each operand
```


#### **Method:**

Form the radix complement of the subtrahend <u>first</u>, then <u>add</u> it to the minuend and perform a <u>decimal adjust</u>

```
(result)_{BCD} \leftarrow (minuend)_{BCD} + [99_{BCD} - (subhend)_{BCD} + 1]
radix (10's) complement of subtrahend
```

## **Extended Precision Decimal Subtract**

```
subbcd
         ldab
                    #nbytes ; B is loop counter
                    #minuend; X and Y are pointers
          ldx
          ldy
                    #subhend
                                                       Add 1 to get radix
                                                       complement and
                              ; CF \leftarrow 1 initially
          sec
                                                        propagate carry
          Idaa
                              ; (A) \leftarrow 99 in BCD format
loop
                    #99h
                              ; add in CF bit
         adca
                    #0
          suba
                    1,y+
                              ; form ten's comp of subtrahend
         adda
                              ; add to minuend
                   0,x
         daa
                              ; decimal adjust
                              ; store result in minuend array
         staa
                    1,x+
         dbne
                    b,loop
                             ; continue until complete
         rts
```



## Microcontroller-Based Digital System Design

# Module 1-E anguage Programmin

Assembly Language Programming Techniques: Table-Lookup

## Outline

- Table lookup techniques and applications
  - Linear index
  - Non-linear index
  - Lookup and interpolate (using TBL)
  - Jump tables
- Example Application

## Learning Objective

 identify potential applications of table lookup and effectively utilize them

## Table Lookup

- Table lookup is a common technique used in a variety of microcontroller-based systems
- Applications include the following:
  - data conversion (e.g., linear → log)
  - waveform generation
  - linearization of device characteristics (e.g., thermocouple)
  - jump tables for code module execution

## Table Lookup - Linear Index

```
Example: Simple lookup
index
           rmb
                        : index variable
table
           fcb
                  ____ ; table entry 0
                        ; table entry N-1
           fcb
```

Code to access table entry:

```
CASE 1: 0 \le N \le 255 (unsigned byte index)
                  index ; B contains 8-bit index
            ldab
                   #table; X points to start of table
            ldx
                   b,x ; (A) \leftarrow TABLE[INDEX]
            ldaa
```

Here the 8-bit offset is "zero extended" before it is added to the 16-bit index register, effectively making the offset unsigned

## Table Lookup - Linear Index

```
CASE 2: 0 \le N \le 65,535 (unsigned word index) ldd index ; D contains 16-bit index ldx #table ; X points to start of table ldaa d,x ; (A) \leftarrow TABLE[INDEX]
```

<sup>‡</sup>Since the address bus and offset are both 16-bits, it does not matter whether a 16-bit offset is considered to be a signed or an unsigned value (e.g., FFFFh may be thought of as either +65,535 or as -1)

## Table Lookup - Non-linear Index

- A non-linear index simply means that the index only takes on a subset of all possible values, i.e., there are don't cares in the table
- Example: Packed BCD number used as a table lookup index, say for a calendar program (note that there is no "month 00", nor are there months "0A" through "0F")
- Question: In such an application, is it more efficient to use the "raw" BCD value as a table lookup index (thus "wasting" space in the table), or convert the BCD value to binary before using it as a lookup index (thus "saving" space in the table)?

A "pair-o-docs": Sometimes, in order to <u>save</u> space, you have to <u>waste</u> it!

## Table Lookup - Non-linear Index

#### **Example:**

Table of days in each month, index in packed BCD format

month	rmb	1	; month number, range 01 to 12 in BCD
days	feb	XX	; days in month 00h
-	fcb	31h	; days in month 01h
	fcb	28h	; days in month 02h
	•		wasted space
	•		
	fcb	30h	; days in month 09h 🗡
	feb	XX	; days in month 0Ah
	fcb	XX	; days in month 0Fh
	fcb	31h	; days in month 10h
	fcb	30h	; days in month 11h
	fcb	31h	; days in month 12h

## Table Lookup - Non-linear Index

#### Code to access table entry:

```
ldab month; B contains index, packed BCD ldx #days; X points to start of table ldaa b,x; (A) ← DAYS[MONTH]
```

Note: Same code as "normal" case

## Lookup and Interpolate (TBL)

- The "TBL" instruction can be used to perform a linear interpolation on values that fall between a pair of data entries stored in memory
- Example: Estimation of room temperature based on data read from an analog input channel interfaced to a silicon diode circuit
- Operation performed:

```
(A) \leftarrow (addr) + [(B) X \{(addr+1) - (addr)\}]
```

where *indexed addressing* mode is used and (B) is interpreted as a *binary fraction*\*

\*of form 0.2<sup>-1</sup> 2<sup>-2</sup> 2<sup>-3</sup> 2<sup>-4</sup> ... (unsigned)


## Lookup and Interpolate (TBL)

- Use of TBL instruction:
  - set up index register to point to table entry "X1" (the table entry closest to, but less than or equal to, the desired lookup value)
  - "X2" is the table entry that follows "X1", and "XL" is the desired lookup point (between "X1" and "X2") along the X-axis
  - calculate (XL-X1) ÷ (X2-X1) and place the resulting binary fraction in the B register (typically requires use of FDIV instruction)
  - execute the TBL instruction; the result placed in the A register will be the interpolated result along the Y-axis:

$$(A) \leftarrow Y1 + [(B) X (Y2 - Y1)]$$

## Lookup and Interpolate (TBL)

TBL in action...



## Clicker Quiz

```
$800
      org
      ldx
            #table
      ldab
            #$40
      tbl
          0,x
      staa lookup
      ldab #$C0
      tbl
            1,x
            lookup+1
      staa
            halt
halt
      bra
table
      fcb
            8
      fcb
            16
      fcb
            24
lookup rmb
            2
```

- 1. The (base 10) value that gets stored at location lookup is:
  - A. 8
  - B. 10
  - **C.** 16
  - D. 22
  - E. none of the above

```
$800
      org
      ldx
            #table
      ldab
            #$40
      tbl
          0,x
      staa lookup
      ldab #$C0
      tbl
            1,x
      staa lookup+1
halt
      bra
            halt
table
      fcb
            8
      fcb
            16
      fcb
            24
lookup rmb
            2
```

- 2. The (base 10) value that gets stored at location lookup+1 is:
  - A. 8
  - B. 10
  - **C.** 16
  - D. 22
  - E. none of the above

## Jump Tables

- A jump table is a special form of lookup table that contains addresses of subroutines
- Note: Here, the table entries are "double-byte" (16-bits) in length, since they represent addresses in memory

#### Applications:

- select ("vector to") a specific interrupt service routine under hardware control
- select a function/subroutine to execute based on an input stream that has been parsed by a command interpreter

## Jump Tables

#### **Example: Subroutine jump table**

#### Calling sequence:

```
sindex ← (1, N)
jsr sselect

{next instruction}
```

## Jump Tables

Code to access table entry and transfer control:

```
Note: STABL offset is 2 * (SINDEX - 1)
```

```
sselect Idab sindex; (B) \leftarrow subroutine index decb; remove bias; multiply by 2 clra; (A) \leftarrow 0; (D) = 2 * (SINDEX - 1) Idx #stabl; (X) \leftarrow starting address of table
```

jmp [d,x]; transfer control to selected

; subroutine

note use of indirect addressing mode

## **Example Application**

Write an interactive "stupid quote" generator that prompts the user for a single character identifier (here, "a" through "f") and prints the corresponding quote on the emulated terminal screen. If the character entered is "out of range", an error message should be printed. If the character q is entered, the program should terminate. The user interface should function as follows (user input is in **bold**):

```
Welcome to the Stupid Quote Generator

Where do you want to go today (a-f)? a

Windows 7 will solve all your problems

Where do you want to go today (a-f)? d

We only ship *bug-free* software (i.e., all the bugs are free)

Where do you want to go today (a-f)? g

Message index is out of range

Where do you want to go today (a-f)? 2

Message index is out of range

Where do you want to go today (a-f)? q

Nice talking at you...
```


## **Example Application**

This program consists of three modular components:

- a main program that implements the user interface.
- a pmsgx subroutine that prints the string pointed to by X at entry and terminates when an ASCII null character is encountered.
- a lookup subroutine that is passed the message index (in the range of 0 to N-1) in the A register and returns the starting address of the desired message string in the X register.

In addition, two I/O library routines are provided:

- inchar inputs an ASCII character from the terminal keyboard and returns it in the A register
- outchar prints the ASCII character passed to it in the A register on the terminal screen



## Microcontroller-Based Digital System Design

# Module 1-F Assembly Language Programming Techniques: Parameter Passing

## Outline

- Introduction
- Parameter passing techniques
  - Call by value (using registers)
  - Call by name (global parameter area)
  - Following "call" instruction
  - Using the stack
- Example Application

## Learning Objective

 <u>distinguish</u> among and <u>effectively utilize</u> different parameter passing techniques

#### Introduction

- There are several basic ways in which parameters can be passed to subroutines
- Each technique has its associated advantages and disadvantages, depending on the application
- The choice of which parameter passing technique is "best" is highly application dependent

## Method 1: Call by Value (Registers)

- The "call by value" method of passing parameters uses the CPU registers available in the programming model
- It can only be used in cases where there is a small number (i.e., less than 4) of parameters, such as conversion and device driver routines
- For the 68HC12, the registers available for this purpose are A, B, X, and Y
- Example: Packed BCD to binary conversion
- Calling sequence: Conditions at Exit:
  - (A) ← packed BCD numberjsr bcdb(A) unchanged(B) ← converted binary

## Method 1: Call by Value (Registers)

```
conv binary = (10 \times u.n.) + l.n.
Conversion subroutine:
                          ; save A register on stack
bcdb
            psha
            anda
                   #0f0h; mask off lower nibble
                          ; => (A) = 16 * (upper nibble)
            Isra
                          ; (B) = 8 * (upper nibble)
            tfr
                   a,b
            Isra
            Isra
                          ; (A) = 2 * (upper nibble)
                          ; store temporarily on stack
            psha
                   1, sp+ ; (B) = (2 + 8) * (upper nibble)
            addb
                   0,sp ; restore original value passed
            ldaa
                   #0fh ; mask off upper nibble
            anda
                          ; store temporarily on stack
            psha
                  1,sp+; (B) = 10 * (upper) + (lower)
            addb
            pula
                          ; restore original value of (A)
            rts
              "BAB" \equiv (B) \leftarrow (A) + (B)
```

#### Method 2: Call by Name (Global Area)

- The "call by name" method of passing parameters uses a CPU index register as a pointer to the beginning of a global parameter area
- Where used:
  - pass a character string
  - pass a data structure (e.g., an array)

#### Method 2: Call by Name (Global Area)

- Example: Subroutine that sorts an array in ascending order
- Data structure declaration:

```
fcb n; first parmeter is number of elements

fcb ; AA array element 0


fcb ; AA array element 1

fcb ; AA array element N-1
```

#### Method 2: Call by Name (Global Area)

```
Idx #AA; X register points to isr sortem; start of data structure
```

- Conditions at exit:
  - X unchanged (still points to beginning of data structure)
  - array sorted in ascending order
- Method: "Bubble Sort"
  - use pairwise comparison and exchange
  - use X register to point to AA[i]
  - use Y register to point to AA[i+1]



## Method 3: Following "Call" Instruction

- The "data following call" method of passing parameters uses space allocated between the "call" (here, JSR or BSR) instruction and the next instruction to provide a private parameter area
- Since the data immediately follows the "call", the top stack item ("return address") will be pointing to this data upon entry to the subroutine
- Note that the code contained in the subroutine must correct the return address on the stack before executing an RTS instruction to return to the calling program

### Method 3: Following "Call" Instruction

**Example: String printing routine** 

Calling sequence:

```
fcb "Print this string"
fcb 0dh ; ASCII return character
fcb 0ah ; ASCII line feed character
fcb 0 ; ASCII null character (string termination)

{next instruction}

desired return address

Conditions at exit:
```

return address on stack corrected

return address placed on stack points here

# Method 3: Following "Call" Instruction

#### **Subroutine code:**

pmsg	pulx		; (X) $\leftarrow$ starting address of string
loop	Idaa cmpa beq	1,x+ #0 exit	; access character of string ; test for ASCII null character
	jsr	outchar	<ul><li>; use routine "outchar" to print character</li><li>: passed in (A)</li></ul>
	jsr bra	outchar loop	; use routine "outchar" to print character ; passed in (A)
exit	_	_	; passed in (A) ; place corrected return address
exit	bra	_	; passed in (A)

- The system stack is the technique most commonly used by high-level language compilers
- While this method has a significant amount of "overhead" associated with it (in terms of the complexity of the calling and exit sequences), it makes possible two important features associated with modern high-level languages:
  - recursion (the ability of a subroutine to call itself)
  - reentrancy (the ability of a code module to be shared among quasi-simultaneously executing tasks)

**Example: Extended-precision add** 


#### **Parameter arrays:**

N	equ	number of bytes			
augend	fcb	msb,,lsb	Note: Here, data is stored in <u>high order byte first</u> format (also referred to as " <u>big endian</u> ")		
addend	fcb	msb,,lsb			
sum	rmb	N			

```
#augend; X points to high order augend byte
start
           ldx
                  #addend; Y points to high order addend byte
           ldy
           ldab
                  #N
psh_op
           beq
                  psh n
           ldaa
                  1,y+
           psha
                           ; push addend byte, high byte first
           ldaa
                  1,x+
           psha
                           ; push augend byte, high byte first
           decb
                  psh_op
           bra
psh_n
           ldab
                  #N
           pshb
                           ; push byte count on stack
                           ; call epadds routine (return address
                  epadds
           isr
                             now on top of stack)
```

#### **Exit sequence:**

```
idab
                  1,sp+
                           ; top stack item (after return from
                  #sum-1
           ldx
                              epadds) is byte count
                           ; X points to low order byte of sum array
           leax
                  b.x
                  b,edone ; exit when byte count reaches zero
pop_lp
           tbea
           ldaa
                  2,sp+
                          ; get result byte from stack (start with
                              low byte (and skip over addend byte)
           staa
                  1.x-
           decb
           bra
                  pop_lp
           {next instruction}
edone
```



#### **Extended-precision add subroutine code:**

```
epadds
           clc
                          : CF ← 0
           leax
                          ; X points to byte count (ret addr on top)
                 2,sp
           ldab
                 1,x+
                          ; B set to byte count, X now points to
                            low order byte of augend
add_lp
                 epexit
           beg
                 0,x
           ldaa
                          ; load augend byte
                          ; add addend byte plus carry propagated
           adca
                1,x
                          ; replace augend byte with result byte
           staa
                 2,x+
           decb
                            and bump X to next addend byte
                 add_lp
           bra
epexit
           rts
```

start	ldx ldy ldab	#augend #addend #N		
psh_op	beq Idaa psha	psn_n 1,y+		
	idaa psha decb	1,x+		
psh_n	bra Idab pshb	psh_op #N		
	jsr	epadds		
augend addend sum	fcb fcb rmb	msb,,lsb msb,,lsb N	SP ⇒	

start	ldx ldy ldab	#augend #addend #N		
psh_op	beq	psh_n		
	Idaa	1,y+	-	
	psha			
	Idaa	1,x+		
	psha			
	decb			
_	bra	psh_op		
psh_n	ldab	#N		
	pshb	opoddo	$\mathtt{SP} \Rightarrow$	MSB augend
	jsr	epadds		<b>MSB</b> addend
augend addend sum	fcb fcb rmb	msb,,lsb msb,,lsb N		

start	ldx ldy ldab	#augend #addend #N		
psh_op	beq	psh_n		
	ldaa psha	1,y+	$\mathtt{SP}  \Rightarrow $	LSB augend
	ldaa psha	1,x+		LSB addend
	decb			•••
psh_n	bra Idab	psh_op #N		•••
<b>po</b>	pshb			MSB augend
	jsr	epadds		MSB addend
augend addend sum	fcb fcb rmb	msb,,lsb msb,,lsb N		

start	ldx ldy ldab	#augend #addend #N		
psh_op	beq Idaa	psh_n	$\mathtt{SP} \Rightarrow$	N
	psha	1,y+		LSB augend
	ldaa psha	1,x+		LSB addend
	decb			•••
	bra	psh_op		
psh_n	ldab	#N		•••
	pshb			MSB augend
	jsr	epadds		MSB addend
augend	fcb	msb,,lsb		
addend	fcb	msb,,lsb		
sum	rmb	N		

start	ldx	#augend	$\mathtt{SP} \Rightarrow$	MSB return add
	ldy Idab	#addend #N		LSB return addı
psh_op	beq	psh_n		N
	ldaa psha	1,y+		LSB augend
	ldaa psha	1,x+		LSB addend
	decb			•••
psh_n	bra Idab	psh_op #N		•••
	pshb			MSB augend
	jsr	epadds		MSB addend
augend addend	fcb fcb	msb,,lsb msb,,lsb		
sum	rmb	N		

## Stack State as "epadds" Runs

				SP ⇒	MSB return addr
epadds	clc				LSB return addr
	leax Idab	2,sp 1,x+		$x \Rightarrow$	N
add_lp	beq Idaa	epexit 0,x		<b>x</b> * ⇒	LSB augend
	adca staa	1,x 2,x+			LSB addend
	decb	•			•••
epexit	bra rts	add_lp			•••
					MSB augend
*after	nogt-	·increme	nt by	1	MSB addend
arter	Post-	. THET EME	iic by	_	

## Stack State as "epadds" Runs

			$\mathtt{SP} \Rightarrow$	MSB return addr
epadds	clc	0		LSB return addr
	leax Idab	2,sp 1,x+		N
add_lp	beq Idaa	epexit 0,x	$x \Rightarrow$	LSB augend
	adca staa	1,x 2,x+		LSB addend
	decb bra			•••
epexit	rts	add_lp		•••
				MSB augend
				MSB addend

#### Stack State as "epadds" Runs

			SP ⇒	MSB return addr
epadds	clc	0 00		LSB return addr
	leax Idab	2,sp 1,x+		N
add_lp	beq Idaa	epexit 0,x	$x \Rightarrow$	LSB result
	adca staa	1,x 2,x+	1	LSB addend
	decb		<b>x**</b> ⇒	•••
epexit	bra rts	add_lp	Additional Control of the Control of	•••
				MSB augend
				MSB addend

#### Stack State Just Before "epadds" Returns

			SP ⇒	MSB return addr
epadds	clc	0		LSB return addr
	leax Idab	2,sp 1,x+		N
add_lp	beq Idaa	epexit 0,x		LSB result
	adca staa	1,x 2,x+		LSB addend
	decb			•••
epexit	bra rts	add_lp		•••
			$x \Rightarrow$	MSB result
				MSB addend
			www.da.da.	

SP ⇒

SP\* ⇒

Idab 1,sp+
Idx #sum-1
Ieax b,x
pop\_Ip tbeq b,edone
Idaa 2,sp+

decb

staa

bra pop\_lp edone {next instruction

\*after post-increment by 1

1.x-

MSB return addr
LSB return addr
N


LSB result

LSB addend

•••

**MSB** result


MSB addend



SP ⇒ 1,sp+ ldab ldx #sum-1 leax b,x pop\_lp tbeq b,edone SP\*\* Idaa 2,sp+ staa 1,xdecb bra pop\_lp edone {next instruction

\*\*after post-increment by 2

MSB return addr LSB return addr N LSB addend 000 000 **MSB** result MSB addend





Idab 1,sp+ ldx #sum-1 leax b,x SP ⇒ pop\_lp tbeq b,edone Idaa 2,sp+ staa 1,xdecb SP\*\* bra pop\_lp {next instruction edone


\*\*after post-increment by 2

MSB return addr LSB return addr N LSB addend 000 **MSB** result MSB addend

sum: msb - - - Isb +(N-2) +(N-1)








SP\*\*

```
Idab
                   1,sp+
            ldx
                   #sum-1
            leax
                   b,x
pop_lp
            tbeq
                  b,edone
            ldaa
                  2,sp+
            staa
                   1.x-
            decb
                   pop_lp
            bra
            {next instruction
edone
```

MSB return addr LSB return addr N LSB addend 000 **MSB** addend

 $SP \Rightarrow$ 



### **Example Application**

Write a program that prompts a user for a five-digit access code (or "PIN"), checks it against a valid combination stored in memory, prompts the user to enter the code a second time if an error is made, and denies access if the PIN is entered incorrectly the second time. For security, the digits of the PIN should be echoed to the screen as "\*" characters. Three possible scenarios are outlined below:

```
Welcome to the MegaMoney ATM!
Enter PIN: *****
Access granted

Enter PIN: *****

Enter PIN: *****

Enter PIN: *****

Enter PIN: *****

Valid code – first try

valid code – first try

invalid code – second try

Enter PIN: *****

Enter PIN: *****

Enter PIN: *****

Enter PIN: *****

Enter PIN: *****

Enter PIN: *****

invalid code – first try

invalid code – second try

sorry – access denied
Your money is our money until you can figure out how to withdraw it!!
```

STEP 1: Write a subroutine checkp that compares the 5-digit PIN entered by the user against a 5-digit PIN stored in memory. At entry to checkp, the PIN entered by the user is pushed onto the stack (in the order that it was entered), as five separate bytes each containing a single BCD digit (i.e., it is in "unpacked" format). Also at entry to checkp, the X register points to the valid 5-digit code stored in memory; it, too, is stored in "unpacked" format, in five consecutive bytes. At exit, checkp should return with the carry flag set (C=1) if the two combinations match, or with the carry flag clear (C=0) if the two combinations do not match. Also at exit, the combination tested should be removed from the stack and the X register should be restored to its original value (no other registers need to saved/restored).

```
checkp
; Subroutine checkp compares the 5-digit code stored in memory
; (pointed to by X) with the 5-digit code passed on the stack
; If the two codes match, checkp returns with C=1; else, C=0
; The 5-byte code passed to this routine is de-allocated before exit
; The X register retains its original value
       puly
                     : save return address in Y
       ldab #NDIGS ; B used as loop counter and
       decb
                         as pointer offset
; Comparison loop
checkl
       pula
                      ; get digit of combination entered
       cmpa b,x ; compare with valid code
       bne checkb; if mismatch, know combo is bad
       decb
       bpl checkl; B ranges from 4 to 0
; If "fall through", all digits match
                     ; return with CF = 1
       sec
                     ; restore return address saved in Y
       pshy
       rts
                      ; note that X is unchanged
; If "mismatch" occurs, de-allocate remainder of combination
   that was passed on the stack and return with CF = 0
checkb
                     ; de-allocate rest of combination
              b,sp
       leas
       clc
                      : return with CF = 0
                     ; restore return address saved in Y
       pshy
       rts
                      ; note that X is unchanged
```

**STEP 2:** Write a main program that prints a welcome message, prompts the user to enter a PIN, checks the PIN using the checkp routine, gives the user a second chance if necessary, checks the second PIN entered using checkp, and prints a sarcastic message if the user fails to enter a valid PIN the second time. The main program should also provide storage for the valid 5-digit combination (of your choice). The main program should simply terminate with a STOP instruction after the "access granted" or "access denied" message is printed.

```
: ATM access code verifier
; Tests 5-digit code entered by user
   and compares it with 5-digit code
; stored in memory
CR equ 0dh
LF equ 0ah
NULL equ 00h
NDIGS equ 5; number of digits in combination
NTRYS equ 2; number of trys allowed
; Start of main program
: 1. Welcome user
; 2. Prompt for PIN
; 3. Input 5-digit PIN (echo "*" as code entered)
; 4. Call checkp to see if PIN is valid
; 5. If PIN is not valid then
       if this is the second try then
           print "access denied" and exit
       else
      print "try again" and goto 2
       endif
    else print "access granted" and exit
    endif
```

```
800h
       org
main
       movb
              #NTRYS,ntry ; initialize number of trys
       jsr
              pmsg
       fcb
              CR,LF
       fcb
              "Welcome to the MegaMoney ATM"
       fcb
              CR, LF, NULL
prompt
       jsr
              pmsg
       fcb
              "Enter your 5-digit PIN: ", NULL
       ldab
              #NDIGS
pmptlp
       jsr
              inchar ; get character
       isr
              atoh
                      ; convert ASCII to HEX
       psha
                      ; place on stack
       ldaa
              # 1 * 1
       jsr
              outchar; echo *
       dbne b,pmptlp
       ldx
              #combo; X points to valid combination
       jsr
             checkp
       lbcs
              wasqood
       dec
              ntry
              goaway; give user another chance
       beq
                          if still has any trys left
                      ; else, deny access to user
       jsr
              pmsg
       fcb
              CR,LF
       fcb
              "Error in PIN - try again"
       fcb
              CR, LF, NULL
       bra
              prompt
```

```
; Uh oh...user ran out of chances
goaway
       jsr
               pmsg
       fcb
               CR,LF
       fcb
               "Sorry - Access Denied"
       fcb
               CR,LF
       fcb
               "Your Money is Our Money Until You Can Figure Out Your PIN!"
       fcb
               CR, LF, NULL
       stop
wasgood
       jsr
               pmsg
       fcb
              CR,LF
       fcb
              "Access granted"
       fcb
               CR, LF, NULL
       stop
: Combination declaration
combo
       fcb
               7,6,5,9,4
                      ; number of trys
ntry
       rmb
               1
```

## Clicker Quiz

dlyv	ldaa	# <b>N</b> *16-1	[2]
loopo	ldab	# <b>N</b> *16-1	[2]
loopi	nop		[1]
	nop		[1]
	dbne	b,loopi	[3]
	dbne	a,loopo	[3]
	rts		[5]

1. The maximum value N can be is:

- A. 4
- **B.** 16
- C. 64
- D. 256
- E. none of the above

```
dlyv ldaa #N*16-1 [2]
loopo ldab #N*16-1 [2]
loopi nop [1]
nop [1]
dbne b,loopi [3]
dbne a,loopo [3]
rts [5]
```

2. If N = 1, the total number of cycles consumed is:


A. 17

B. 1207

C. 1360

D. 1367

E. none of the above



## Microcontroller-Based Digital System Design

#### **Module 1-G**

Assembly Language Programming Techniques: Macros and Structured Programming Methodology

#### Outline

- Macros and conditional assembly
- Structured programming methodology
- Recommended programming procedure

## Learning Objectives

- define a macro and describe its utility
- compare and contrast macros with subroutines
- describe the function and utility of conditional assembly
- determine the fields of an object file (S-Record)
- <u>create</u> an assembly language or C program that performs a prescribed task
- diagnose and correct (debug) programming errors

- Definition: A macro associates a symbol (name) with a group (or set) of instructions, to be substituted in a source program where that symbol is used
- Form of a macro definition:

name MACRO

{macro body}

#### **ENDM**

- Macro expansion is done at assembly time (listing of the expanded macro in the output file can be enabled or disabled)
- Note: Before a macro can be invoked in a program, it must be defined

Where used:

```
    to define "new" instructions
    Example: "BAB" ;(B) ← (A) + (B)
    psha
    addb 1,sp+
```

 to provide a "short-hand" notation for frequently used operations

```
Example: "RIGHT4A" ;shift (A) right 4 places
```

Isra

Isra


Isra

Isra


Illustration of in-line substitution

```
lls4a
           MACRO
           lsla
           lsla
           lsla
           lsla
           ENDM
           org $800
data
           fcb
                            ; storage location
main
           ldaa data
           llsa4
           staa data
                                                260
```

- Macros can also have arguments specified, as well as contain labels (but, labels can become multiply-defined if macro invoked more than once)
- Example: n-bit logical left shift of (A)



 Can avoid use of labels in macros by using symbol for location counter (\$)



Example: HLL-looking print macro

```
"Print this string"
           print
print
           MACRO
           jsr
                pmsg
           fcb RET, LF
           fcc
           fcb RET, LF
           fcb
                NULL
                                "most useful" macro!
           ENDM
           $0d
RET
     equ
          $0a
LF
     equ
           $00
NULL equ
```

## Comparison of Macros and Subroutines

#### Macros:

- macro invocation generates in-line code
- macro expansion done at assembly time
- a given program may contain many (expanded) versions of the same macro, due to parameter substitution

#### Subroutines:

- subroutine call causes a branch to another part of the program
- subroutine call performed at execution time
- a given program will usually contain only a single version of a given subroutine

## Clicker Quiz

- 1. Invocation of a macro does not:
  - A. cause a branch to another part of the program
  - B. generate in-line code
  - C. happen at assembly time
  - D. allow substitution parameters
  - E. none of the above

#### 2. Macro parameter substitution occurs:

- A. when the macro is called
- B. when the macro is defined
- C. when the macro is invoked
- D. when the macro is executed
- E. none of the above

3. The function performed by the macro invocation

dad x is:

A. 
$$(D) \leftarrow (D) + (X)$$

B. (D) 
$$\leftarrow$$
 2\*(X)

C. (D) 
$$\leftarrow 2*(D)$$

D. (D) 
$$\leftarrow$$
 2\*(SP)

E. none of the above

4. The function performed by the macro invocation

dad d is:

A. 
$$(D) \leftarrow (D) + (X)$$

B. (D) 
$$\leftarrow$$
 2\*(X)

C. (D) 
$$\leftarrow 2*(D)$$

D. (D) 
$$\leftarrow$$
 2\*(SP)

E. none of the above

## Conditional Assembly

- The purpose of *conditional assembly directives* in an assembly source file is:
  - to allow easy insertion and removal of debugging code
  - to allow configuration of a single source file for multiple versions of a target system (e.g., with different feature sets)

## Conditional Assembly

 IF / ELSE / ENDIF directives are used to define conditional assembly code blocks

```
IF value1 == value2 (or other conditional)
; block of code assembled if
; conditional is true
ELSE
; block of code assembled if
; conditional is false
ENDIF
```

IMPORTANT: Conditional assembly directives are evaluated at <u>assembly</u> time!

## **Conditional Assembly**

#### Example:

```
IF debug == 1
    ldaa test
    jsr outchar
ELSE
    ldaa value
    jsr outchar
ENDIF
```

# Clicker Quiz

- 1. IF / ELSE / ENDIF directives are not:
  - A. used to define conditional assembly blocks
  - B. evaluated at assembly time
  - C. controlled by evaluation of conditionals
  - D. used to control execution of code blocks
  - E. none of the above

- 2. IF / ELSE / ENDIF directives do not:
  - A. assemble into machine code
  - B. utilize C-like conditionals
  - C. provide a means of customizing assembly of a source file for different target systems
  - D. provide a means of controlling the insertion of debugging code
  - E. none of the above

## Structured Programming Methodology

- As programs get larger, they get:
  - harder to organize
  - harder to write
  - harder to debug
- A useful strategy for breaking down a large programming task into small, manageable parts ("code modules") is:
  - top-down organization, followed by
  - bottom-up coding/debugging

## Structured Programming Methodology

- Outline of basic top-down, bottom-up strategy
  - write a series of *English* statements (which will eventually become the program's *comments*) describing the *basic steps* the program must perform
  - break each of these main tasks into a series of subtasks which must be performed (i.e., explain each major task in greater detail, again using written comments)
  - further break down each of these subtasks until your English descriptions (comments) translate more or less one-to-one directly into code

## Structured Programming Methodology

- Outline of basic top-down, bottom-up strategy
  - define subtasks ("subroutines") that are common to several major tasks; identify parameters which must be passed, and draw a block diagram illustrating the hierarchical arrangement of these subtasks
  - flowchart (or outline) each of these subtasks (each should be small enough that it can be flowcharted or outlined on a single page)
  - finally, write code for each subtask, starting at the bottom of the hierarchical tree and working up ("bottom-up" coding), testing each code module as it is written note that the "main" program should merely be a series of subroutine calls

## Recommended Programming Procedure

- Read the program specification (several times) to gain an understanding of the basic functionality required and how the user will interface with (i.e., provide input to) the program
- Based on the program specification, identify primary tasks and data structures; form a high-level block diagram of the program
- Based on the program specification, flowchart (or outline) each routine, starting with "main" use English statements or pseudo-code, not assembly language or register references\*

\*Why? Because at this point, the program is being <u>designed</u>, NOT implemented!

## Recommended Programming Procedure

- Review the initial program design based on the following:
  - logical correctness
  - module length
  - structural soundness
  - relegation of common code segments to subroutines
- Code the primary data structures along with each individual routine, based on the flowchart/outline developed previously (begin with "main" and consider register usage before coding each routine)
- Comment as you write code
- Debug routines one at a time using instruction tracing, breakpoints, and other debugger functions

## Modular Programming Example

- One of the files generated by the assembler program is an "S-record" (or "object file")
- An S-record contains all the information necessary to load object code into the target system's memory
  - start code "S"
  - record type (1 → data record, 9 → end record)
  - number of bytes
  - address at which machine code is to be stored
  - machine code/data bytes
  - checksum byte
- A loader program (that typically runs on the target system) translates the S-record file into a memory image

#### Sample S-record:

S1070800F236723D19

S9030000FC

Record No.	Start Code	Record Type	No. of Bytes	Address Field	Data Field	Checksum
1	S	1	07	0800	F236723D	19
2	S	9	03	0000	none	FC

#### Sample S-record:

S1070800F236723D19 S9030000FC

Record No.	Start Code	Record Type	No. of Bytes	Address Field	Data Field	Checksum
1	S	1	07	0800	F236723D	19
2	S	9	03	0000	none	FC

#### Sample S-record:

Record No.	Start Code	Record Type	No. of Bytes	Address Field	Data Field	Checksum
1	S	1	07	0800	F236723D	19
2	S	9	03	0000	none	FC

#### Sample S-record:

S1070800F236723D19 S9030000FC

Record No.	Start Code	Record Type	No. of Bytes	Address Field	Data Field	Checksum
1	S	1	07	0800	F236723D	19
2	S	9	03	0000	none	FC

#### Sample S-record:

S1070800F236723D19

S9030000FC

Record No.	Start Code	Record Type	No. of Bytes	Address Field	Data Field	Checksum
1	S	1	07	0800	F236723D	19
2	S	9	03	0000	none	FC

#### Sample S-record:

S1070800F236723D19

S9030000FC

Record No.	Start Code	Record Type	No. of Bytes	Address Field	Data Field	Checksum
1	S	1	07	0800	F236723D	19
2	S	9	03	0000	none	FC

#### Sample S-record:

S1070800F236723D19 S9030000FC

Record No.	Start Code	Record Type	No. of Bytes	Address Field	Data Field	Checksum
1	S	1	07	0800	F236723D	19
2	S	9	03	0000	none	FC

#### S-Record Loader

```
07
Checksum calculation:
                                     08
                                     00
     S1070800F236723D<mark>19</mark>
                                     F2
     S9030000FC
                                     36
                                     72
                                   +3D
                                    E6h
             in binary: 11100110B
             complement: 00011001B (checksum)
```

checksum = 19h

# Clicker Quiz

- 1. For the S-Record S1 06 09 01 02 03 04 \_\_\_, the checksum should be:
  - A. \$19
  - B. \$25
  - C. \$DA
  - D. \$E6
  - E. none of the above

- 2. For the S-Record S1 06 09 01 02 03 04 E6, the value loaded into location \$902 is:
  - A. \$01
  - B. \$02
  - **C**. \$03
  - D. \$04
  - E. none of the above

## Basic Algorithm for S-Record Loader

- Loop until "S" (start code) is received
- Read record type (1 or 9)
- Read the total number of record bytes (single byte)
- Read the load address (two bytes)
- Read the data fields and store each value in consecutive locations, starting at the specified address
- Read and process the checksum

#### Routines That Need to be Written

- FNDSTRT find start of S-record
- RECTP read and check validity of record type
- GETNUM read the data byte count
- GETADDR read in memory load address
- GETDAT read in data fields of record (up to the checksum byte)
- CHECK read and process the checksum byte
- PMSG print message string
- GETBYTE read two ASCII characters and return value as a hex byte
- GETWORD read four ASCII characters and return value as a hex word
- ATOH convert ASCII character to hex equivalent

# Outline of "main" Program

```
; main -- Implements main record-processing loop. Checks for
         end record and download errors.
                          ; Clear the error flag
       clr
main
               error
       isr
               pmsg
       fcb
              'Ready to load S-record...'
       fcb
              RET, LF, NULL
recloop jsr
               getrec
                         ; Read and process next record
       ldaa rectyp
                              Get type of last record loaded
              #ENDREC
                          ; Was it an end record?
       cmpa
       bne
              recloop
                              No: Then process next record
       ldaa
                       : Check error counter
              error
       bne
                           ; If error count not zero, print message
              errmsg
       jsr
              pmsg
              '*** Your file loaded correctly!'
       fcb
       fcb
              RET, LF, NULL
       stop
       jsr
errmsq
               pmsg
       fcb
               '*** An error occurred while loading your file...'
       fcb
               RET, LF, NULL
       stop
```

# Outline of "main" Program

```
; Global variables and equates
;

DATREC equ 1 ; Data record type

ENDREC equ 9 ; End record type

NULL equ 0 ; ASCII null character

RECTYP rmb 1 ; S-Record type (DATREC or ENDREC)

BYTSUM rmb 1 ; Current byte sum (for checksum calculation)

ERROR rmb 1 ; Error flag byte (00 = OK, 01 = error)
```

Note: The variables (RECTYP, BYTSUM, ERROR) must be stored in SRAM

```
; getrec -- Process an individual S-record
getrec jsr
              fndstrt
                            ; Loop until (S)tart char found
                            ; Read the record type
      jsr
             rectp
       isr
             getnum
                            ; Read in count of bytes in a record
                            ; Read in memory storage address
      jsr
             getaddr
                            ; Read in record data bytes
      isr
             getdat
      jsr
             check
                            ; Add to checksum value
                            : Exit routine
       rts
;
; findstrt -- Just loop until an S (for start of record) is found on
             serial input
             inchar
fndstrt jsr
                            : Read in next character
             #'S'
      cmpa
                            : Is it the start of a record?
             fndstrt
                               No: Then keep waiting for S
      bne
                               Yes: Exit routine
       rts
```

```
; rectp -- Read in 1-byte record type, check for validity, and store
          in memory
rectp
       isr
              inchar
                             ; Read record type from serial input
       suba
              #'0'
                             ; Convert record type from ASCII to hex
       staa
              RECTYP
                             ; Store record type in memory
              #ENDREC
                             ; Is it a valid record type (end)?
       cmpa
              endtp
                                 Yes: Then exit routine
       beq
              #DATREC
                                No: Is it a data record type?
       cmpa
       beq
              endtp
                                   Yes: The exit routine
       inc
              ERROR
                                   No: Then set error flag
                             : Exit routine
endtp
       rts
```

```
; getaddr -- Read in the destination memory-address of the data
             about to be loaded. Also add each byte received to
            byte sum and decrement byte count by 2. Routine
             returns the target in the X register.
getaddr pshb
                              ; Save byte count
       jsr
              getword
                              ; Get the 16-bit target address
                              : Store address in X for later use
       tfr
               d.x
                              ; Include upper byte of addr in sum
       adda
               BYTSUM
       staa
                              ; Update byte sum
              BYTSUM
                              ; Include lower byte of addr in sum
       addb
               BYTSUM
       stab
                              ; Update byte sum
               BYTSUM
       pulb
                              ; Restore byte count
       subb
               #02h
                              ; Dec count by 2 since addr is 2 bytes
                              : Exit routine
       rts
```

```
; getdat -- Read in the record data bytes, and place them in memory
            (as pointed to by X). Update the byte count and stop
            reading data when only the checksum value remains.
getdat ldaa
                              ; Get record type
               RECTYP
                              : Is this an end record?
       cmpa
               #ENDREC
                                 Yes: Then no data to receive
              vesend
       beq
                                 No: Then get the record data
                              ; Read in the next data byte
getlp
       jsr
               getbyte
       staa
              1.x+
                              ; Store in memory, and inc pointer
                              ; Add received byte to byte sum
       adda
               BYTSUM
                              ; Update byte sum in memory
       staa
               BYTSUM
       decb
                              ; Dec count of bytes left to receive
       cmpb
               #01
                              ; Last data byte received?
                                 No: Get next data byte
       bne
               getlp
                                  Yes: Then exit routine
vesend rts
```

```
; check -- Reads the checksum byte, compares with computed one's
          complement, and set error flag (if necessary) to indicate
          parity error.
check
       jsr
             getbyte; Read in the checksum byte
       adda
             BYTSUM ; Add checksum to the byte sum in memory
             #0ffh : Is there a checksum error?
       cmpa
      beg endck ;
                        No: Then don't set error flag
       inc
             ERROR; Yes: Then set error flag
endck
              : Exit routine
      rts
```

```
pmsg -- Print string following call to routine. Note that
         subroutine return address points to string, and is
         adjusted to point to next valid instruction
      pulx
                     ; Get pointer to string (return addr)
pmsg
             1,x+ ; Get next character of string
ploop ldaa
              #NULL ; Test for string termination
       cmpa
       beg pexit; Exit if ASCII null encountered
       jsr outchar; Print character on terminal screen
       bra ploop; Process next string character
                     ; Place corrected return address on stack
pexit
       pshx
                     : Exit routine
       rts
```

```
; getbyte -- Inputs two ASCII characters from the HC12 SCI and
            converts them to two hexadecimal digits packed into a
;
            single byte. Returns byte equivalent in A register.
getbyte
          pshc
                 inchar ; get first ASCII character
          jsr
                outchar : echo character
          isr
                          ; convert ASCII character to hex
          isr
               atoh
          bcs
                errhex1
                          ; if not hex, go to error routine
          asla
                          ; shift converted hex digit
          asla
                              to upper nibble
          asla
          asla
          psha
                          ; save on stack temporarily
                 inchar
                          ; get second ASCII character
get2
          isr
          isr
                 outchar
                          ; echo to screen
          isr
                 atoh
                          ; convert ASCII character to hex
                 errhex2 ; if not hex, go to error routine
          bcs
                          ; OR converted hex digits together
          oraa
                 1,sp+
          pulc
          rts
          ldaa
                 #'?'
errhex1
                          ; get ? to prompt for new character
          isr
                 outchar
          bra
                 getbyte
errhex2
          ldaa
                 #121
          isr
                 outchar
                 get2
          bra
```

```
; getword - Get four ASCII characters and return value as a hex word
          in the D register
getword jsr
             getbyte
                           ; get first byte of the data entered
      bcs badval
                           ; is there an error in the first byte?
      tfr a,b
                         ; save MSB in B
      jsr getbyte
                        ; get second byte of data entered
      bcs badval
                           ; is there an error in the second byte?
      exg a,b
                           ; put MSB in A and LSB in B
      andcc #$FE
                           ; no errors, clear Z flag
      rts
badval orcc #$01
                           ; error, set Z flag
      rts
```

```
; atoh -- Converts an ASCII character to a hexadecimal digit
         ASCII character passed via A register
         Converted hexadecimal digit returned in A register,
         CF = 0, result OK; CF = 1, error occurred (invalid input)
          pshb
atoh
          pshx
          pshy
          suba
                  #$30
                           ; subtract "bias" to get ASCII equivalent
          blt
                 outhex
          cmpa #$0a
          bge
                 cont1
                           ; return with CF = 0 to indicate result OK
quithx
           clc
          puly
          pulx
          pulb
          rts
                  #$07
cont1
          suba
                  #$09
          cmpa
          blt
                  outhex
                 #$10
          cmpa
          blt
                quithx
                 #$20
          suba
                 #$09
          cmpa
          blt
                 outhex
                 #$10
          cmpa
                  quithx
          blt
                          ; set CF = 1 to indicate error
outhex
           sec
          puly
          pulx
          pulb
          rts
```