# **C.3 External Bus Timing**

A timing diagram of the external multiplexed-bus is illustrated in **Figure C-5** with the actual timing values shown on table Table C-4. All major bus signals are included in the diagram. While both a data write and data read cycle are shown, only one or the other would occur on a particular bus cycle.

### C.3.1 General Muxed Bus Timing

The expanded bus timings are highly dependent on the load conditions. The timing parameters shown assume a balanced load across all outputs.




Table C-4 Expanded Bus Timing Characteristics (5V Range)

Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	Frequency of operation (E-clock)	f <sub>o</sub>	0		25.0	MHz
2	Р	Cycle time	t <sub>cyc</sub>	40			ns
3	D	Pulse width, E low	PW <sub>EL</sub>	19			ns
4	D	Pulse width, E high <sup>1</sup>	PW <sub>EH</sub>	19			ns
5	D	Address delay time	t <sub>AD</sub>			8	ns
6	D	Address valid time to E rise (PW <sub>EL</sub> -t <sub>AD</sub> )	t <sub>AV</sub>	11			ns
7	D	Muxed address hold time	t <sub>MAH</sub>	2			ns
8	D	Address hold to data valid	t <sub>AHDS</sub>	7			ns
9	D	Data hold to address	t <sub>DHA</sub>	2			ns
10	D	Read data setup time	t <sub>DSR</sub>	13			ns
11	D	Read data hold time	t <sub>DHR</sub>	0			ns
12	D	Write data delay time	t <sub>DDW</sub>			7	ns
13	D	Write data hold time	t <sub>DHW</sub>	2			ns
14	D	Write data setup time <sup>(1)</sup> (PW <sub>EH</sub> -t <sub>DDW</sub> )	t <sub>DSW</sub>	12			ns
15	D	Address access time <sup>(1)</sup> (t <sub>cyc</sub> -t <sub>AD</sub> -t <sub>DSR</sub> )	t <sub>ACCA</sub>	19			ns
16	D	E high access time <sup>(1)</sup> (PW <sub>EH</sub> -t <sub>DSR</sub> )	t <sub>ACCE</sub>	6			ns
17	D	Read/write delay time	t <sub>RWD</sub>			7	ns
18	D	Read/write valid time to E rise (PW <sub>EL</sub> -t <sub>RWD</sub> )	t <sub>RWV</sub>	14			ns
19	D	Read/write hold time	t <sub>RWH</sub>	2			ns
20	D	Low strobe delay time	t <sub>LSD</sub>			7	ns
21	D	Low strobe valid time to E rise (PW <sub>EL</sub> -t <sub>LSD</sub> )	t <sub>LSV</sub>	14			ns
22	D	Low strobe hold time	t <sub>LSH</sub>	2			ns
23	D	NOACC strobe delay time	t <sub>NOD</sub>			7	ns
24	D	NOACC valid time to E rise (PW <sub>EL</sub> -t <sub>LSD</sub> )	t <sub>NOV</sub>	14			ns
25	D	NOACC hold time	t <sub>NOH</sub>	2			ns
26	D	IPIPO[1:0] delay time	t <sub>P0D</sub>	2		7	ns
27	D	IPIPO[1:0] valid time to E rise (PW <sub>EL</sub> -t <sub>P0D</sub> )	t <sub>POV</sub>	11			ns
28	D	IPIPO[1:0] delay time <sup>(1)</sup> (PW <sub>EH</sub> -t <sub>P1V</sub> )	t <sub>P1D</sub>	2		25	ns
29	D	IPIPO[1:0] valid time to E fall	t <sub>P1V</sub>	11			ns

#### NOTES:

<sup>1.</sup> Affected by clock stretch: add N x  $t_{\text{cyc}}$  where N=0,1,2 or 3, depending on the number of clock stretches.

## Table C-5 Expanded Bus Timing Characteristics (3.3V Range)

Conditions are VDDX=3.3V+/-10%, Junction Temperature -40°C to +140°C, C<sub>LOAD</sub> = 50pF

Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	D	Frequency of operation (E-clock)	f <sub>o</sub>	0		16.0	MHz
2	D	Cycle time	t <sub>cyc</sub>	62.5			ns
3	D	Pulse width, E low	PW <sub>EL</sub>	30			ns
4	D	Pulse width, E high <sup>1</sup>	PW <sub>EH</sub>	30			ns
5	D	Address delay time	t <sub>AD</sub>			16	ns
6	D	Address valid time to E rise (PW <sub>EL</sub> -t <sub>AD</sub> )	t <sub>AV</sub>	16			ns
7	D	Muxed address hold time	t <sub>MAH</sub>	2			ns
8	D	Address hold to data valid	t <sub>AHDS</sub>	7			ns
9	D	Data hold to address	t <sub>DHA</sub>	2			ns
10	D	Read data setup time	t <sub>DSR</sub>	15			ns
11	D	Read data hold time	t <sub>DHR</sub>	0			ns
12	D	Write data delay time	t <sub>DDW</sub>			15	ns
13	D	Write data hold time	t <sub>DHW</sub>	2			ns
14	D	Write data setup time <sup>(1)</sup> (PW <sub>EH</sub> -t <sub>DDW</sub> )	t <sub>DSW</sub>	15			ns
15	D	Address access time <sup>(1)</sup>	t <sub>ACCA</sub>	29			ns
16	D	E high access time <sup>(1)</sup> (PW <sub>EH</sub> -t <sub>DSR</sub> )	t <sub>ACCE</sub>	15			ns
17	D	Read/write delay time	t <sub>RWD</sub>			14	ns
18	D	Read/write valid time to E rise (PW <sub>EL</sub> -t <sub>RWD</sub> )	t <sub>RWV</sub>	16			ns
19	D	Read/write hold time	t <sub>RWH</sub>	2			ns
20	D	Low strobe delay time	t <sub>LSD</sub>			14	ns
21	D	Low strobe valid time to E rise (PW <sub>EL</sub> -t <sub>LSD</sub> )	t <sub>LSV</sub>	16			ns
22	D	Low strobe hold time	t <sub>LSH</sub>	2			ns
23	D	NOACC strobe delay time	t <sub>NOD</sub>			14	ns
24	D	NOACC valid time to E rise (PW <sub>EL</sub> -t <sub>LSD</sub> )	t <sub>NOV</sub>	16			ns
25	D	NOACC hold time	t <sub>NOH</sub>	2			ns
26	D	IPIPO[1:0] delay time	t <sub>P0D</sub>	2		14	ns
27	D	IPIPO[1:0] valid time to E rise (PW <sub>EL</sub> -t <sub>P0D</sub> )	t <sub>POV</sub>	16			ns
28	D	IPIPO[1:0] delay time <sup>(1)</sup>	t <sub>P1D</sub>	2		25	ns
29	D	IPIPO[1:0] valid time to E fall	t <sub>P1V</sub>	11			ns

#### NOTES:

1. Affected by clock stretch: add N x  $t_{cyc}$  where N=0,1,2 or 3, depending on the number of clock stretches.