# **Lecture Summary – Module 3**

# Microcontroller Peripherals

#### Learning Outcome: an ability to effectively utilize microcontroller peripherals

#### **Learning Objectives:**

- 3-1. <u>discuss</u> key design considerations of a microcontroller-based data acquisition system: sampling, quantizing, and encoding
- 3-2. <u>determine</u> the sampling rate required (Nyquist rate) based on input signal spectral characteristics
- 3-3. <u>describe</u> aliasing and discuss how it can be prevented
- 3-4. <u>estimate</u> the dynamic range required based on converter resolution and <u>calculate</u> signal-to-quantizing-noise-ratio (SQNR)
- 3-5. <u>describe</u> the operation of a successive approximation analog-to-digital (ATD) converter
- 3-6. <u>identify</u> ATD features and operating modes
- 3-7. configure the ATD module to operate in a prescribed mode
- 3-8. create an ATD device driver routine for a prescribed application
- 3-9. <u>describe</u> asynchronous serial communication character frame format and <u>justify</u> the need for start/stop bits
- 3-10. <u>compare</u> non-return-to-zero (NRZ) serial data encoding with Manchester encoding
- 3-11. <u>describe</u> the difference between half-duplex with full-duplex communication
- 3-12. <u>define</u> baud rate and <u>describe</u> its relation to the local clock frequency
- 3-13. <u>diagnose</u> potential errors that can occur in asynchronous serial communications (parity, framing, overrun) and describe how they can be corrected
- 3-14. <u>distinguish between</u> single-ended and differential serial interfaces, and cite examples of each
- 3-15. describe the purpose and operation of a level translator (line driver) chip
- 3-16. identify SCI features and operating modes
- 3-17. configure the SCI to operate in a prescribed mode
- 3-18. <u>create</u> an SCI device driver routine for a prescribed application
- 3-19. describe the key features of synchronous serial communication
- 3-20. <u>identify</u> SPI features and operating modes
- 3-21. distinguish among MISO, MOSI, SISO, and MOMI entities as they pertain to the SPI module
- 3-22. configure the SPI to operate in a prescribed mode
- 3-23. create an SPI device driver routine for a prescribed application
- 3-24. describe the function of the TIM input capture mechanism
- 3-25. describe the function of the TIM output compare mechanism
- 3-26. <u>describe</u> the function of the TIM pulse accumulator mechanism
- 3-27. <u>distinguish among</u> input capture, output compare, and pulse accumulator timer applications
- 3-28. <u>identify</u> TIM features and operating modes
- 3-29. configure the TIM to operate in a prescribed mode
- 3-30. create a TIM device driver routine for a prescribed application
- 3-31. <u>discuss</u> why the TIM module can serve as a higher precision reference for timer applications than the RTI subsystem
- 3-32. define pulse width modulation (PWM) and describe potential applications
- 3-33. <u>define</u> natural sampling and contrast it with pulse-code modulation (PCM)
- 3-34. <u>measure and compare</u> the effects of different input and output sampling frequencies on signal integrity in an ATD-PWM digitization loop
- 3-35. describe how a PWM channel can be used as a digital-to-analog (DTA) converter
- 3-36. identify PWM features and operating modes
- 3-37. <u>configure</u> the PWM to operate in a prescribed mode

# **Lecture Summary – Module 3-A**

Analog-to-Digital (ATD) Converter

## • analog-to-digital conversion process

- o sampling
- o quantizing
- o encoding

#### · design issues

- o sampling rate (bandwidth)
- o number of bits (resolution)
- o converter type

## sampling


- o sample-and-hold circuit (analog memory)
- o sampling aperture = "shutter speed"
- o sampling rate (Nyquist)
- o anti-aliasing (low pass) filter
- o aliasing example

## quantization


- o number of bits needed resolution
- assignment of fixed amplitude level
- o relative to reference voltages
- o quantization error = noise
- $\circ$  SQNR = 20 log<sub>10</sub>(2<sup>n</sup> / 1)
- o about 6 dB of dynamic range/bit


#### converter types

- o with or without DTA converter
- o successive approximation most common
  - high resolution
  - linear conversion time (n)
  - based on BGaN game




Example in which higher frequency sinusoid aliases to a lower frequency





# Successive Approximation Conversion Process (n = 4)



digital

#### 9S12C32 ATD features/modes

- o 8 input channels
- o 8/10 bit resolution
- o 8 separate result registers
- o programmable sample time
- o fast conversion time (8 bits / 9  $\mu$ s)
- o program- or interrupt-driven modes
- o port PAD pins also usable as digital inputs
- o conversion may be externally triggered

#### operating modes

- o conversion sequence: 1 to 8 conversions
- 8 basic conversion modes
  - non-scan modes (program driven)
  - scan (continuous conversion → interrupt driven)
  - sequence complete flag (SCF) can be used as "polling" or interrupt device flag

speed" can be programmed

- each channel also has a conversion complete flag (CCF) which may be polled
- conversion sequence is initiated by writing to ATD control register (ATDCTL5)

#### reference voltages

- $\circ$  V<sub>RH</sub> (5 V) and V<sub>RL</sub> (0 V)
- o resolution ("step size" or "one LSB change") =  $(V_{RH} V_{RL})/2^n$  (n is number of bits)
- control registers (mappings provided in skeleton file)
  - o ATDCTL2
    - ADPU (bit 7) overall enable
      - 0 ATD disabled
      - 1 ATD enabled
    - AFFC (bit 6) "fast flag clear mode" (primarily useful for interrupt modes)
      - 0 "normal" CCF flag clearing mode (must read status register first before reading result reg.)
      - 1 "fast" CCF flag clearing mode (only need to read result reg - automatically clears CCF)
    - ASCIE (bit 1) sequence complete interrupt enable

### 0 – ATD interrupt disabled


- 1 ATD interrupt enabled
- ASCIF (bit 0) sequence complete interrupt device flag (read only bit)

#### o ATDCTL3

- (bits 6-3) conversion sequence length
- FIFO (bit 2) result register mode
  - **0 non-FIFO** (results map into result registers based on conversion sequence)
  - 1 FIFO mode (conversion results placed in consecutive result registers modulo 8)

#### ATD 10B8C ATD clock 16-bit result registers high/low voltages AN7 / PAD7 ⋈— AN6 / PAD6 🖾 Analog input AN3 / PAD3 🖾 channels AN2 / PAD2 ⊠-AN0 / PAD0 ⊠ Port AD Analog MUX pins can be S/H "shutter used as

ATD Block Diagram



S8C	S4C	\$2C	\$1C	Number of Conversions per Sequence	
0	0	0	0	8	
0	0	0	1	1	
0	0	1	0	2	
0	0	1	1	3	
0	1	0	0	4	
0	1	0	1	5	
0	1	1	0	6	
0	1	1	1	7	
1	Х	Х	Х	8	

#### o ATDCTL4

- S10BM (bit 7) 8/10 bit resolution mode selection
  - 0-10-bit resolution
  - 1 8 bit resolution
- SMP (bits 6 & 5) sample time select ("sampling aperture")
  - 00 2 ATD clock periods ("nominal sampling aperture")
  - 01 4 ATD clock periods
  - 10 8 ATD clock periods
  - 11 16 ATD clock periods
- PRS (bits 4-0) clock pre-scalar (max ATD clock freq is 2 MHz)
  - maximum internal ATD clock frequency is 2 MHz
  - set to "00101" (divide by 12) if bus clock is 24 MHz (max CPU clock)
- o ATDCTL5 (writing to it starts conversion)
  - DJM (bit 7) data justification
    - 0 left justified data
    - 1 right justified data
  - DSGN (bit 6) signed/unsigned
    - 0 unsigned data
    - 1 signed (radix) data
  - SCAN (bit 5) single/scan
    - 0 single conversion sequence performed
    - 1 scan mode (continuous conversion → use for interrupt modes)
  - MULT (bit 4) multi-channel mode
    - 0 sample only one channel (multiple times, based on conversion sequence length specified in ATDCTL3)
    - 1 sample multiple (successive) channels, starting at the input channel selected in bits 2-0 (use if sampling more than one channel)
  - INPUT CHANNEL SELECT (bits 2-0) channel to start sampling sequence on if "MULT" mode selected (bit 4 = 1)

SRES8	DJM	DSGN	Result Data Formats Description and Bus Bit Mapping
1	0	0	8-bit / left justified / unsigned - bits 8-15
1	0	1	8-bit / left justified / signed - bits 8-15
1	1	X	8-bit / right justified / unsigned - bits 0-7
0	0	0	10-bit / left justified / unsigned - bits 6-15
0	0	1	10-bit / left justified / signed - bits 6-15
0	1	X	10-bit / right justified / unsigned - bits 0-9

Input Signal Vrl = 0 Volts Vrh = 5.12 Volts	Signed 8-Bit Codes	Unsigned 8-Bit Codes	Signed 10-Bit Codes	Unsigned 10-Bit Codes
5.120 Volts	7F	FF	7FC0	FFC0
5.100	7F	FF	7F00	FF00
5.080	7E	FE	7E00	FE00
2.580	01	81	0100	8100
2.560	00	80	0000	8000
2.540	FF	7F	FF00	7F00
0.020 0.000	81 80	01 00	8100 8000	0100 0000

status registers

slide 81 - A. ADR0 - NON- FIFO slide 81 - D - FIFO

- o ATDSTAT (high byte)
  - SCF (bit 7) sequence complete flag
    - main "handshaking" flag to use in a program-driven device driver
    - flag is cleared by:
      - o writing a "1" to this bit -or-
      - o starting a new conversion (by writing to ATDCTL5) -or-
      - o reading a result register (if AFFC=1)
  - ETORF (bit 5) external trigger overrun flag
  - FIFOR (bit 4) FIFO overrun flag
  - CC (bits 2-0) conversion sequence counter status (read only)
- o ATDSTAT (low byte)
  - CCF (bits 7-0) conversion complete flags for each result register
- port registers
  - o ATDDIEN (digital input enable for PTAD pins)
    - 0 corresponding pin is analog input
    - 1 corresponding pin is digital input
  - o PORTAD (data input) register returns digital value on PTAD pin if corresponding **ATDDIEN** pin is "1"
- result registers (16-bit): ADR0 through ADR7
- initialization routine for program-driven operation

```
; Initializes ATD for program-driven operation
; STEP (1) Enable ATD for normal flag clear
          mode with interrupts disabled
atd ini movb
                   #$80, atdct12
; STEP (2) Set the conversion sequence length to one
          movb
                   #$08, atdct13
; STEP (3) Select 8-bit resolution and nominal sample time
          movb
                   #$85, atdct14
           rts
```

program-driven device driver (see note on non-FIFO mode!)

```
Channel number passed in B register
: Converted sample returned in A register
; STEP (1) Start conversion on desired channel
inatd andb #$07
                      ; mask unwanted bits
        stab atdctl5 ;start conversion on
                      ; selected channel in
                      ; "default" mode
: STEP (2) Wait for conversion sequence to finish
await brclr atdstat,$80,await
; STEP (3) Read result register and exit
      ldaa adr0h ;(A)=(selected result)
      rts
```

## **Lecture Summary – Module 3-B**

Serial Communications Interface (SCI)

- background and motivation
  - o parallel data transmission is expensive
  - o solution: transmit data serially (ideally, over single "twisted pair")
  - o non-return-to-zero (NRZ) serial bit stream
  - o PISO and SIPO shift registers
  - o half duplex vs. full duplex
  - o issue of local clock synchronization
- asynchronous serial transmission
  - o sample data stream at a substantially higher rate (typically 16x) than the data bit rate
  - o add "start" bit (always 0) and "stop" bit (always 1) to each character frame
  - o set timing reference based on "approximate middle" of start bit
  - o resynchronize on each character frame (on each start bit received)
  - o baud rate = bits per second transmitted over serial link
  - o local clock frequency
  - o tolerance between transmitting and receiving clocks
  - o option of adding parity bit to each frame to test integrity of data received
    - even parity parity bit set so even number of ones in data + parity
    - odd parity parity bit set so odd number of ones in data + parity
    - marking parity parity bit is always the same value
  - o possible errors that can occur
    - framing error (don't get stop bit at end of frame)
    - receiver overrun (CPU doesn't read data from shift register before next character starts shifting in)
    - parity error (noise on transmission line corrupts one or more bits in data stream)
  - o most likely causes of transmission errors
    - framing: local clocks too far out of tolerance (or, wrong baud rate at either end)
    - overrun: data not read by program "fast enough"
    - parity: problem with cable/connector
- 9S12 SCI features
  - o software-selectable baud rates
  - advanced data sampling technique (takes three successive samples in middle of each data bit – declared valid if two out of three of the samples agree, but "NF" flag set to indicate vote was not unanimous)
  - o supports special single-wire and loop modes
    - wired-OR, single-wire modes (Tx/Rx pin is open drain, allowing use of single twisted pair in multi-drop[ configuration)
    - loop mode (used for testing Tx/Rx when external device not available)
  - o uses standard NRZ format
  - o full duplex operation
  - o programmable word length
  - o allows parity generation and checking
  - o can be program- or interrupt-driven
  - o transmitter and receiver are double-buffered

- 9S12 SCI registers
  - o data registers
    - SCIDRL transmit/receive data register (low byte)
      - read (only): receive data register (RDR)
      - write (only): transmit data register (TDR)
    - SCIDRH high byte of data register (used solely for 9-bit modes)
  - o control registers
    - SCICR1 control register #1
      - LOOPS (bit 7) loop mode enable
      - WOMS (bit 6) wired OR mode (OD)
      - RSRC (bit 5) receiver source for loop mode
      - M (bit 4) mode (character format)
        - $\circ$  0 one start bit + 8 data bits + one stop bit
        - o 1 one start bit + 9 data bits + one stop bit
      - ILT (bit 3) idle line type
      - WAKE (bit 2) wakeup mode
      - PE (bit 1) parity enable
        - o 0 parity is disabled
        - o 1 parity is enabled
      - PT (bit 0) parity type (applicable only if PE=1)
        - $\circ$  0 even parity
        - o 1 odd parity
    - SCICR2 control register #2
      - TIE (bit 7) transmit interrupt enable
        - o 0 disabled
        - o 1 enabled
      - TCIE (bit 6) transmit complete interrupt enable
      - RIE (bit 5) receive interrupt enable
        - o 0 disabled
        - o 1 enabled
      - ILE (bit 4) idle interrupt enable
      - TE (bit 3) transmitter (section of SCI) enable
        - o 0 disabled
        - o 1 enabled
      - RE (bit 2) receiver (section of SCI) enable
        - 0 disabled
        - o 1 enabled
      - RWU (bit 1) receiver wakeup control
      - SBK (bit 0) break control (a "break" is a string of zeroes)
    - SCIBDH and SCIBDL baud rate control (two bytes)
      - SCIBDH (upper 4-bits of baud rate divisor)
      - SCIBDL (low byte of baud rate divisor)
      - baud\_rate\_divisor = ECLK / (16 x baud\_rate)
      - exercise: calculate local clock error resulting from truncation

#### o status registers

- SCISR1 status register #1
  - TDRE (bit 7) transmit data register empty flag
    - 0 *not* ready for new data (TDR "not empty")
    - o 1 ready for new data
    - TDRE flag is *cleared* by <u>reading</u> SCISR1 followed by <u>writing</u> to TDR (note: SCISR1 must be read before writing to TDR)
  - TC (bit 6) transmit complete flag
  - RDRF (bit 5) receive data register full flag
    - o 0 new data is *not* available
    - o 1 new data is available (RDR "full")
    - o RDRF flag is cleared by reading SCISR1 followed by reading RDR
  - IDLE (bit 4) idle line detected flag
  - OR (bit 3) receiver overrun error flag
    - o 0 no overrun detected
    - o 1 overrun error detected
  - NF (bit 2) noise flag
    - o 0 no noise detected in data bit sample
    - o 1 noise detected in data bit sample
  - FE (bit 1) framing error flag
    - o 0 no framing error detected
    - o 1 framing error detected
  - PF (bit 0) parity error flag
    - o 0 parity correct (or, parity disabled)
    - o 1 parity error detected
- SCISR2 status register #2
  - RAF (bit 0) receiver active flag
- declarations, program-driven initialization, and device drivers

```
; Declarations

rxdrf equ $20 ; RDRF mask
txdre equ $80 ; TDRE mask
tron equ $0C ; transmitter and
; receiver enable mask
```

```
; Initializes SCI for program-driven operation
```

; STEP (1) Set transmission rate to 9600 baud sci\_pini movb #156t,scibdl

; STEP (2) Select character format (M bit) and parity (bits 1 & 0) via SCI Control Register #1 clr scicr1

; STEP (3) Enable transmitter and receiver via SCI Control Register #2 (with interrupts off)

movb #tron,scicr2
rts

```
; inchar
```

; Inputs ASCII character from SCI port and ; returns it in the A register

; No condition code bits or registers affected

; STEP (1) Check RDRF flag (wait until set) inchar brclr scisr1, rxdrf, inchar

; STEP (2) Load A with character in RDR ldaa scidrl rts

; outchar

; Outputs character passed in A to the SCI port

; No condition code bits or registers affected

; STEP (1) Check TDRE flag (wait until set) outchar brclr scisr1,txdre,outchar

; STEP (2) Load TDR with character in A register staa scidrl

rts

- motivation for interrupt-driven mode
  - receive section
    - what a receive interrupt means
    - rationale for buffering received data
  - o transmit section
    - what a transmit interrupt *means*
    - rationale for buffering data
- declarations and code

```
; RDRF mask
             $20
rxdrf
        eau
                  ; TDRE mask
            $80
txdre
        equ
                 ; transmit/receive enable
            SOC
tron
        equ
       equ $20
                 ; receive interrupt mask
rimask
timask equ $80
                 ; transmit interrupt mask
rsize equ 40t ; receive buffer size
rbuf
       rmb
           rsize
rin
       fcb
           0
                ; receive buffer IN pointer
                 ; receive buffer OUT pointer
rout
       fcb 0
tsize
      equ 20t ; transmit buffer size
tbuf
       rmb
           tsize
tin
       fcb
          0
                ; transmit buffer IN pointer
                 ; transmit buffer OUT pointer
tout
```

```
; incBmod macro to increment (B) modulo
          bufsize (substitution parameter)
     incBmod
                 MACRO
                 incb
                 cmpb
                        #\1
                 bne
                        $+3
                 clrb
                 ENDM
scbini (initializes SCI for interrupt-driven operation)
; STEP (1) Set transmission rate to 9600 baud
scbini movb #156t,scibdl
: STEP (2) Select character format (M bit) and
; parity enable (and type, if parity enabled)
       clr
              scicr1
; STEP (3) Enable transmitter and receiver,
; initially with receive interrupts enabled and
; transmit interrupts disabled
       movb #tron,scicr2 ;enable trans/recv
       bset scicr2, rimask ; enable recv intrs
       cli
                               ;enable IRQ intrs
       rts
```

; bco (API routine that replaces inchar)

; STEP (1) Check TBUF status

stab rout

; STEP (5) Exit

rts

ldab

bco

; Places character passed in A into TBUF

tin

 $incBmod\ tsize\ ;(B) = (TIN+1)\ mod$ 

```
; sciisr (handles both receive and transmit sections of SCI in "polled" fashion)
; STEP (R1) Check RDRF flag
; STEP (R2) If RDRF=0, go to transmit section; else, continue with receive sec
sciisr brclr scisr1, rxdrf, trans
; STEP (R3) Check status of RBUF
       ldab
               rin
       incBmod rsize ;(B) = (RIN+1) mod RSIZE
; STEP (R4) If FULL, error exit; else, continue
                rout
       cmpb
       bne
                rok
       swi
; STEP (R5) Input character from SCI RDR
                      ; save (RIN+1) mod RSIZE
rok
       pshb
       ldaa scidrl ; read SCI RDR
; STEP (R6) Store character at RBUF[RIN]
              #rbuf
       1dx
       ldab rin
       staa b,x
                       ; RBUF[RIN] = (RDR)
; STEP (R7) Increment RIN mod RSIZE
                       ; restore from stack
       pulb
       stab rin
                       ; RIN = (RIN+1) mod RSIZE
; STEP (T1) Check TDRE flag
; STEP (T2) If TDRE=0, exit; else, continue
trans brclr scisrl, txdre, scexit
; STEP (T3) Check status of TBUF
       ldab tout
       cmpb tin
; STEP (T4) If EMPTY, disable SCI transmit interrupts and exit; else, continue
       bne
       bclr scicr2, timask ; disable trans intrs
; STEP (T5) Access character from TBUF
tok
       ldx
             #tbuf
       ldaa b,x
                        ; (A) = TBUF[TOUT]
; STEP (T6) Output character to SCI TDR
       staa scidrl ; (TDR) = TBUF[TOUT]
: STEP (T7) Increment TOUT mod TSIZE
       incBmod tsize
                 tout ; TOUT=(TOUT+1) mod TSIZE
: STEP (T8) Exit
scexit rti
```


```
TSIZE
        pshb
                         ; save on stack
; STEP (2) If FULL, wait for space
twait cmpb
                tout
                        ;perform FULL check
        beq
                twait
                        ;wait if TBUF full
; STEP (3) Place character in TBUF
        ldx
                #tbuf
        ldab
                tin
        staa
               b,x
                         ; TBUF[TIN] = (A)
; STEP (4) Increment TIN mod TSIZE
        pulb
        stab
                tin
; STEP (5) Enable SCI transmit interrupts
        bset
                scicr2, timask
: STEP (6) Exit
; bci (API routine that replaces outchar)
; Returns next character from RBUF in A register
: STEP (1) Check RBUF status
bci
        ldab rout
; STEP (2) If EMPTY, wait for character
                        ; perform EMPTY check
rwait cmpb rin
                        ; wait if RBUF empty
        beq
               rwait
; STEP (3) Access next character from RBUF
        ldx
              #rbuf
        ldaa b,x
                        ;(A) = RBUF[ROUT]
; STEP (4) Increment ROUT modulo RSIZE
        incBmod rsize
```

# **Lecture Summary – Module 3-C**

Serial Peripheral Interface (SPI)

#### introduction

- o synchronous serial data transmission (faster but requires common clock)
- o "master" and "slave" communicate by transmitting and receiving bit streams simultaneously (full duplex)
- o used in numerous applications (high speed data transfer with external peripherals)



#### 9S12 SPI features

- o flexible clock format
- o full or half duplex operation
- o program or interrupt driven

#### • SPICR1 (control register #1)

### o SPIE (bit 7)

- $0 \rightarrow SPI$  interrupts disabled
- 1 → SPI interrupts enabled

#### o SPE (bit 6)

- $0 \rightarrow SPI$  disabled ("power off")
- $1 \rightarrow SPI$  enabled ("power on")

### o SPTIE (bit 5)

- $0 \rightarrow SPI$  transmit empty interrupt disabled
- $1 \rightarrow SPI$  transmit empty interrupt enabled

## o MSTR (bit 4)

- $0 \rightarrow \text{slave mode}$
- $1 \rightarrow$  master mode

### o CPOL (bit 3)

- $0 \rightarrow$  active high clock (SCK) idles low
- $1 \rightarrow \text{active low clock (SCK)} \text{idles high}$


## o CPHA (bit 2)

- $0 \rightarrow$  data sampled at odd edges of SCK
- $1 \rightarrow$  data sampled at even edges of SCK
- o SSOE (bit 1) slave select (SS) output enable

#### o LSBFE (bit 0)

- $0 \rightarrow$  data transferred most significant bit first
- 1 → data transferred least significant bit first


# SPI Clock Format with CPOL=0, CPHA=0



t<sub>L</sub> = Minimum leading time before the first SCK edge

#### • SPICR2 (control register #2)

- o MODFEN (bit 4) "mode fault" detection enable
- o BIDIROE (bit 3) MOSI/MISO output enable for bi-directional mode
- o SPC0 (bit 0) bi-directional mode enable/disiable



t<sub>T</sub> = Minimum trailing time after the last SCK edge

t<sub>i</sub> = Minimum idling time between transfers (minimum SS high time)


t<sub>L</sub>, t<sub>T</sub>, and t<sub>I</sub> are guaranteed for the master mode and required for the slave mode.

- SPIBR (baud rate register)
  - o SPRx (bits 2-0) baud rate pre-selection bits
  - o SPPRx (bits 6-4) baud rate selection bits

```
SPI BaudRate = BusClock / [ (SPPR + 1) * 2^{(SPR + 1)} ]
```

Example: if SPR=000 and SPPR=000 (default), BaudRate = BusClock / 2

- SPISR (status register)
  - SPIF (bit 7) data byte received ("receive data register full")
    - $0 \rightarrow \text{transfer not yet complete}$
    - $1 \rightarrow$  received data available
    - SPIF is *cleared* by reading SPISR (status) followed by reading SPIDR (data)
  - SPTEF (bit 5) transmit data register empty
    - $0 \rightarrow$  transmit data register not empty
    - 1 → transmit data register is empty ("ready for next character")
    - SPTEF is *cleared* by reading SPISR (status) followed by writing SPIDR (data)
  - o MODF (bit 4) mode fault flag
- SPIDR (data register)
  - o read: data received
  - o write: data to transmit
- PORTM
  - o MISO (bit 2)
  - o SS (bit 3)
  - o MOSI (bit 4)
  - o SCK (bit 5)
- SPI interface to external "slave" device



- SPI initialization program-driven mode
- SPI transmit/receive (I/O) routine
- Application: Lab 8 will utilize half-duplex communication with "slave" shift register that interfaces with LCD

```
; Transmit data passed in A register
; Return data read in B register

; Transmit - wait for SPTEF to set
spio brclr spisr,$20,spio
staa spidr ;transmit data

; Receive - wait for SPIF to set
sprlp brclr spisr,$80,sprlp
ldab spidr ;read data

rts
```

# **Lecture Summary – Module 3-D**

Timer (TIM)

- definitions key timer functions
  - o output compare (event trigger)
  - o input capture (time stamp)
  - o pulse accumulator (event counter)
- 9S12 TIM features and functions
  - o 8 channels any mixture of functions
  - o separate interrupt vector for each TIM channel
  - o actions based on 16-bit free-running count register (TCNT)
  - o Ch 7 is "special" can generate precisely tuned periodic interrupts
  - o single pulse accumulator (on Ch 7)
  - o PA and OC functions can be used simultaneously on Ch 7
  - o force output compare mechanism
- registers
  - TIOS (input capture/output compare select)
    - bit position in register corresponds to channel no.
      - $0 \rightarrow \text{input capture mode}$
      - $1 \rightarrow$  output compare mode
  - o TSCR1 (TIM system control register #1)
    - TEN (bit 7) enable ("power on") bit
      - $0 \rightarrow disabled$
      - $1 \rightarrow \text{enabled}$
    - TFFCA (bit 4) fast flag clear all
      - $0 \rightarrow \text{normal}$
      - 1 → IC read or OC write automatically clears corresponding channel flag
  - o TSCR2 (TIM system control register #2)
    - TOI (bit 7) timer overflow interrupt enable (TCNT wraps around)
      - $0 \rightarrow \text{disabled}$
      - 1 → interrupt generated when TOF flag set
    - TCRE (bit 3) timer counter reset enable
      - $0 \rightarrow \text{disabled (TCNT is free-running)}$
      - 1 → TCNT reset when OC7 occurs
    - PR2-PR0 (bits 2-0) clock prescalar
      - 000 → prescale factor = 1
      - 001 → prescale factor = 2
      - $010 \rightarrow \text{prescale factor} = 4$
      - $011 \rightarrow \text{prescale factor} = 8$
      - 100 → prescale factor = 16
      - 101 → prescale factor = 32
      - $110 \rightarrow \text{prescale factor} = 64$
      - 111 → prescale factor = 128

- registers, continued...
  - o TCTL1:TCTL2 (TIM control regs. #1 & #2)
    - OM:OL bit pairs one for each channel (pertains to OC)
      - 00 → timer channel disconnected from port pin
      - $01 \rightarrow \text{toggle port pin on OC}$
      - $10 \rightarrow$  clear port pin on OC
      - 11 → set port pin on OC
  - o TCTL3:TCTL4 (TIM control regs #3 & #4)
    - **EDGEB:EDGEA** bit pairs one for each channel (pertains to IC)
      - $00 \rightarrow \text{capture disabled}$
      - $01 \rightarrow$  capture on rising edges only
      - 10 → capture on falling edges only
      - 11 → capture on rising and falling edges
  - o TIE (TIM interrupt enable)
    - CI bit position in register corresponds to channel no.
      - $0 \rightarrow \text{interrupt disabled}$
      - $1 \rightarrow \text{interrupt enabled}$
  - o TFLG1 (TIM interrupt flag #1)
    - CF bit position in register corresponds to channel no.
      - $0 \rightarrow \text{flag not set}$
      - 1 → flag set (when IC or OC event has occurred)
      - flag is cleared by writing a "1" to corresponding bit position (normal mode), or by just reading (IC mode) or writing (OC mode) the channel register (fast flag clear mode)
  - o TFLG2 (TIM interrupt flag #2)
    - TOF (bit 7)
      - $0 \rightarrow \text{flag not set}$
      - 1 → flag set (when TCNT "wraps around")
      - flag is cleared by writing a "1" to bit 7 of TFLG2 register
  - o CFORC (TIM compare force)
    - FOC bit position in register corresponds to channel no.
      - $0 \rightarrow \text{no action}$
      - 1 → forces OC action to occur immediately (instead of waiting on TCNT)
  - o OC7M (OC 7 mask)
  - o OC&D (OC 7 data)
  - o TTOV (TIM toggle on overflow)
    - TOV bit position in register corresponds to channel no.
      - $0 \rightarrow$  feature disabled
      - $1 \rightarrow$  in OC mode, port pin toggles when TCNT overflows
  - o TC0-TC7 (IC/OC 16-bit register for each channel)
  - o PORTT (TIM port register)
  - o DDRT (TIM data direction register)
    - TIM "takes over" any pins on PORTT programmed for OC

tim ini

- sample application: digital clock
  - o use Ch 7 with TCRE bit set
  - o prescaler of 16 divides 24 MHz to 1.5 MHz
  - o set TC7 to 15,000  $\rightarrow$  interrupt every 10 ms
  - o 100 interrupts = 1.00 sec
- pulse accumulator (PA) features and functions
  - o shares ch 7 port pin
  - o functions independently of ch 7 OC
  - o two basic modes
    - event counting
    - gated accumulation
- PA registers
  - o PACTL (PA control)
    - PAEN (bit 6) PA enable ("power up")
      - $0 \rightarrow disabled$
      - $1 \rightarrow \text{enabled}$
    - **PAMOD (bit 5) PA mode** 
      - $0 \rightarrow$  event counter mode
      - 1 → gated time accumulation mode
    - PEDGE (bit 4) edge control
      - event mode
        - $\circ$  0  $\rightarrow$  count on falling edges
        - $\circ$  1  $\rightarrow$  count on rising edges
      - gated mode
        - $\circ$  0  $\rightarrow$  H on pin enables accumulation
        - o  $1 \rightarrow L$  on pin enables accumulation
    - CLK1:CLK0 (bits 3:2) clock select
      - $00 \rightarrow$  use timer prescalar as TIM clock
      - 01 → use PACLK as TIM clock clock
      - 10 → use PACLK/256 as TIM clock clock
      - 01 → use PACLK/65536 as TIM clock clock
    - PAOVI (bit 1) PA overflow interrupt enable
      - $0 \rightarrow$  interrupt disabled
      - 1 → interrupt enabled
    - PAI (bit 0) PA interrupt enable
      - $0 \rightarrow$  interrupt disabled
      - $1 \rightarrow$  interrupt enabled
  - o PAFLG (PA flag)
    - PAOVF (bit 1) PA overflow flag
      - $0 \rightarrow \text{no overflow}$
      - 1 → PACNT register has overflowed ("wrapped around")
      - writing a "1" to this bit position clears the PAOVF flag
    - PAIF (bit 0) PA interrupt flag
      - $0 \rightarrow$  no edge detected pn PA input pin
      - 1 → edge detected on PA input pin
      - writing a "1" to this bit position clears the PAIF flag

; STEP (2) Set prescale factor to 16, and enable
counter reset after OC7
movb #\$OC, tscr2

; STEP (3) Set Ch 7 for Output Compare
movb #\$80, tios

; STEP (4) Enable Ch 7 interrupt
movb #\$80, tie

; STEP (5) Set up Ch 7 to generate 10 ms interrupt
rate
movw #15000t, tch7

; STEP (6) Enable system IRQ interrupts
cli
rts

PA application: digital tachometer

RTI or TIM used to

mode

for estimate

RPM (in BCD)

PA used in event counting

determine integration period

pulse count converted to

; Initializes TIM for Digital Clock application

#\$80,tscr1

; STEP (1) Enable TIM subsystem

movb

code listing for "not so quick" clicker quiz

```
; In this exercise we will investigate using the TIM module as
  a time base, and compare it to use of the RTI subsystem.
; The objective of this problem is to implement stopwatch that can count
; in increments of 0.1 second up to 999.9 seconds.
; Here, both the RTI and TIM modules will be used as time bases, with the
; opportunity to compare the results obtained using each approach.
; The following docking board resources will be used:
; - left pushbutton (PAD7): stopwatch reset
; - right pushbutton (PAD6): stopwatch start/stop
; - left LED (PT1): stopwatch run/stop state
; - right LED (PTO): stopwatch maxed out (999.9) state
; The four-digit stopwatch value (NNN.N) is to be updated on the terminal
; screen every one-tenth second (display both RTI and TIM values).
*************************
; RTI and TIM initializations given in the class notes
; set 8.192 ms RTI interrupt rate
    movb #$70,rtictl
; enable RTI interrupts
    bset
         crgint,$80
; enable TIM subsystem
    movb #$80,tscr1
; set TIM prescale factor to 16, and enable counter reset after OC7
   movb #$0C,tscr2
; set TIM Ch 7 for Output Compare
          #$80,tios
    movb
; enable TIM Ch 7 interrupt
   movb #$80,tie
; set TIM Ch 7 to generate 10.0 ms interrupt rate
   movw #15000,tc7
; enable IRQ interrupts
   cli
 If the "run/stop" flag is set, then
  - If the "RFLG" flag is set, then
+ clear the "RFLG" flag
;
      + increment the RTI stopwatch value by one tenth (in BCD)
;
    - Endif
;
    - If the "TFLG" flag is set, then
;
     + clear the "TFLG" flag
;
      + increment the TIM stopwatch value by one tenth (in BCD)
;
      + update the display
;
    - Endif
;
; Endif
main1
     brclr RUNSTP, $01, main2
     brclr RFLG, $01, main12
      clr RFLG
      ldaa rtime+1
      adda #1
      daa
      staa
           rtime+1
      ldaa
           rtime
      adca #0
      daa
      staa rtime
```

code listing for NSQCQ, continued...

```
If the "run/stop" flag is set, then
     - If the "RFLG" flag is set, then
       + clear the "RFLG" flag
       + increment the RTI stopwatch value by one tenth (in BCD)
     Endif
     - If the "TFLG" flag is set, then
+ clear the "TFLG" flag
      + increment the TIM stopwatch value by one tenth (in BCD)
      + update the display
     - Endif
;
; Endif
main12
       brclr TFLG, $01, main2
       clr
               TFLG
       ldaa
               ttime+1
       adda
               #1
       daa
       staa
               ttime+1
       ldaa
               ttime
              #0
       adca
       daa
       staa
               ttime
       jsr
               rtdisp
main2
; If the left pushbutton ("reset stopwatch") flag is set, then:
     - clear the left pushbutton flag
     - clear the "run/stop" flag
    - turn off both the "run/stop" and "maxed out" LEDs
     - reset the terminal display to "000.0"
; Endif
       brclr LEFTPB, $01, main3
       clr
               LEFTPB
       clr
               RUNSTP
       clr
               PTT
               rtime
       clr
       clr
               rtime+1
       clr
               ttime
       clr
               ttime+1
              rtdisp
       jsr
main3
; If the right pushbutton ("start/stop") flag is set, then
     - clear the right pushbutton flag
     - toggle the "run/stop" flag
;
    - toggle the "run/stop" LED
; Endif
       brclr RGHTPB, $01, main4
       clr
               RGHTPB
               RUNSTP
       ldaa
       eora
               #$01
       staa
               RUNSTP
       ldaa
               PTT
       eora
               #$02
               PTT
       staa
main4
; If the TIM stopwatch has reached "999.9", then:
     - clear the "run/stop" flag
     - turn on the "time expired" LED
     - turn off the "run/stop" LED
;
; Endif
       ldaa
               ttime
       cmpa
               #$99
       bne
               main41
       ldaa
               ttime+1
       cmpa
               #$99
       bne
               main41
               RUNSTP
       clr
       movb
               #$01,PTT
main41
       jmp
               main1 ; continue looping
```


code listing for NSQCQ, continued...

```
**************************************
; TIM interrupt service routine
; Interrupt generated every 10 ms on TC7
; Use variable TIMCNT to count up to 10 of these
; and set TFLG when that happens
; NOTE: If the "runstp" flag is clear (stopwatch is "stopped")
       this routine should DO NOTHING other than clear
       the TC7 interrupt flag
tim_isr
       bset TFLG1,$80
                        ; clear TC7 interrupt flag
       brclr RUNSTP, $01, tdone
       ldaa timcnt
       inca
       staa timcnt
                   ; count to 100 ms (10 x 10ms)
       cmpa #10
       blt tdone
       clr timent
       movb #$01,TFLG ; set tenth-of-second flag
tdone
       rti
; RTI interrupt service routine
; Keeps track of when 0.1 second of RTI interrupts has accumulated
   and sets RFLG
; Also, samples state of pushbuttons (PTAD7 = left, PTAD6 = right)
; If change in state from "high" to "low" detected, set pushbutton flag
     LEFTPB (for PTAD7 H -> L), RGHTPB (for PTAD6 H -> L)
;
     Recall that pushbuttons are momentary contact closures to ground
rti isr
; Using RTICNT, track when 0.1 second of RTI interrupts has accumulated
; Set the "RFLG" flag when this occurs and clear RTICNT
      bset crgflg,$80
      brclr RUNSTP, $01, chkpb
      inc rticnt
      ldaa rticnt
       cmpa #12 ; based on initial 8.192 ms interrupt rate
       blt chkpb
            rticnt
      clr
      movb #$01,RFLG
; Check the pushbuttons for a change of state (compare previous with current)
; If no change detected, exit service routine
chkpb
      ldaa PTAD ; read current state of pushbuttons
      anda #$CO; mask off PTAD7 and PTAD6
      cmpa
            prevpb; compare with previous PB state
            didchg ; if current state != previous state
      bne
                ; figure out which pushbutton involved
                        ; else, exit with no change
; State of PB changed -- check if action necessary
; Note: Not considering case when both PBs pressed simultaneously
; (more code)
rdone
      pula
      staa prevpb ; update PB state
      rti
```


## **Lecture Summary – Module 3-E**

Pulse Width Modulation (PWM)

- provides capability of producing square waves of varying duty cycle and sampling frequency
  - o 0% duty cycle = always off
  - o 50% duty cycle = symmetric square wave
  - o 100% duty cycle = always on
- applications
  - o D.C. motor speed control
  - o LED backlight intensity control
  - o DTA conversion (need LP filter)
- PWM encoding natural sampling (vs. PCM = "pulse code modulation")




• ATD – signal reconstruction – obtained when low-pass filter PWM output (sampling rate needs to be about an *order of magnitude higher* than the highest frequency component)




- 9S12 PWM features and operating modes
  - o six 8-bit channels with programmable period and duty cycle
  - o pairs of adjacent channels can be combined to create a 16-bit channel
  - o flexible clock generation
  - o period and duty cycle registers are double-buffered (helps prevent "glitches" or discontinuities in PWM signal generated)
  - o programmable output polarity and alignment
  - o "emergency shutdown" capability

- PWM registers
  - PWME (PWM channel enable) corresponding bit for each channel
    - $0 \rightarrow disabled$
    - $1 \rightarrow \text{enabled}$
  - PWMPOL (PWM polarity select) corresponding bit for each channel
    - $0 \rightarrow \text{active low}$
    - 1 → active high
  - PWMPER0..5 (period) number of clock cycles that constitute one complete period
  - o PWMDTY0..5 (duty cycle) number of clock cycles the PWM signal is asserted
  - o **PWMPRCLK** (prescale clock select)
    - PCKB2..0 (bits 6-4) Clock B prescalar
    - PCKA2..0 (bits 2-0) Clock A prescalar
      - 000 bus clock
      - 001 bus clock / 2
      - 010 bus clock / 4
      - 011 bus clock / 8
      - 100 bus clock / 16
      - 101 bus clock / 32
      - 110 bus clock / 64
      - 111 bus clock / 128
  - o PWMCLK (clock source select)
    - PCLK5 (bit 5) channel 5 clock select
      - $0 \rightarrow \text{use Clock A}$
      - $1 \rightarrow \text{use Clock SA}$
    - PCLK4 (bit 4) channel 4 clock select
      - $0 \rightarrow \text{use Clock A}$
      - 1 → use Clock SA
    - PCLK3 (bit 3) channel 3 clock select
      - $0 \rightarrow \text{use Clock B}$
      - 1 → use Clock SB
    - PCLK2 (bit 2) channel 2 clock select
      - $0 \rightarrow \text{use Clock B}$
      - 1 → use Clock SB
    - PCLK1 (bit 1) channel 1 clock select
      - 0 → use Clock A
      - 1 → use Clock SA
    - **PCLK0** (bit 0) channel 0 clock select
      - $0 \rightarrow \text{use Clock A}$
      - $1 \rightarrow \text{use Clock SA}$



Duty Cycle (%) = 100 \* (PWMDTY)/(PWMPER)

Sampling Frequency = (Input Clock)/(PWMPER)




The "A" clocks are used by channels 0, 1, 4, and 5

The "B" clocks are used by channels 2 and 3


"Clock A" and "Clock B" are the *pre-scaled* clocks

"Clock SA" and "Clock SB" are the *scaled* clocks


#### • the "A" clocks




#### the "B" clocks



- PWM registers, continued...
  - o **PWMSCLA** (Scale A register)
    - **8-bit programmable scale value for Clock A**
    - Clock SA = Clock A / (2 \* PWMSCLA)
    - \$00 represents 256<sub>10</sub>
  - o PWMSCLB (Scale B register)
    - 8-bit programmable scale value for Clock B
    - Clock SB = Clock B / (2 \* PWMSCLB)
    - **\$00** represents 256<sub>10</sub>
  - o PWMCTL (PWM control)
    - CON45 (bit 6) concatenate chs 4 & 5 for 16-bit mode
      - $0 \rightarrow \text{normal 8-bit mode}$
      - $1 \rightarrow$  concatenated 16-bit mode
    - CON23 (bit 5) concatenate chs 2 & 3 for 16-bit mode
      - $0 \rightarrow \text{normal 8-bit mode}$
      - $1 \rightarrow$  concatenated 16-bit mode
    - **CON01** (bit 4) concatenate chs 0 & 1 for 16-bit mode



- o PWMCAE (center align enable) corresponding bit for each channel
  - $0 \rightarrow$  operate in left-aligned mode (default)
  - $1 \rightarrow$  operate in center-aligned mode




Duty Cycle (%) = 100 \* (PWMDTY)/(PWMPER)

Sampling Frequency = (Input Clock)/(2\* PWMPER)

- PWMSDN (PWM shutdown) used for (externally triggered) emergency shutdown
- o PORTP (bits 0-5) used as PWM outputs for enabled channels
- o DDRP data direction register for PORTP

- PWM initialization example
  - $\circ$  bus clock = 24 MHz
  - o desired outputs (use left-aligned mode)
    - ch 0 120,000 Hz, 10%
    - ch 1 20,000 Hz, 30%
    - ch 2 7,500 Hz, 70%
    - ch 3 250 Hz, 85%
  - o pick period (PMWPER) to be 100 clock ticks (gives 1% resolution)
    - means ch 0 clock freq = 120,000 \* 100 = 12 MHz  $\rightarrow$  prescale of 2
    - means ch 1 clock freq (relative to ch 0) scaled by a factor of 6  $(12,000,000 / 6 = 2,000,000) \rightarrow$  scale A register set to half that value (3)
    - means ch 2 clock freq =  $7,500 * 100 = 750 \text{ KHz} \rightarrow \text{prescale of } 32$
    - means ch 3 clock freq (relative to ch 2) scaled by a factor of 30  $(750,000/30 = 25,000) \rightarrow$  scale B register set to half that value (15)
  - o duty cycles (PWMDTY) simply set to the desired duty cycle percentage (all base 10)
    - PWMDTY0 = 10
    - **PWMDTY1** = 30
    - PWMDTY2 = 70




#### code listing for clicker quiz


```
Analyze the following code
 ****************
  initialize PWM Ch 0
         movb #$01,MODRR ; PTO used as PWM Ch O output
movb #$01,PWME ; enable PWM Ch O
movb #$01,PWMPOL ; set active high polarity
movb #$00,PWMCTL ; no concatenate (8-bit)
movb #$00,PWMCAE ; left-aligned output mode
movb #$FF,PWMPERO ; set E03 duty graft
#$7E PMMDTYO : set E03 duty graft
                     #$7F,PWMDTY0 ; set 50% duty cycle
          movb
                     #$07,PWMPRCLK; set Clock A = 24 MHz / 128
          movb #$01,PWMCLK ; select Clock SA for Ch 0
movb #$00,PWMSCLA ; set Clock SA scalar to 512
  initialize TIM Ch 1
                     #$80,tscr1 ; enable TC1
#$07,tscr2 ; set TIM pre-scale factor to 128
#$02,tios ; set TIM TC1 for OC mode
          movb
          movb
          movb
                     #$0004,tctl1 ; toggle PT1 on successful OC
#$0000,tc1 ; value for OC1
          movw
                                           ; infinite (do-nothing) loop
eloop bra
                     eloop
```

### applications/interfaces

o simple DTA



 $\mathbf{f}_{-3 \text{ dB}} = 1 / 2\pi \mathbf{RC}$ 



# **Clicker Quiz Supplement**

code listing for clicker quiz #1

```
; Analyze the following code
; initialize PWM Ch 0
     movb \#\$01,MODRR ; PTO used as PWM Ch O output movb \#\$01,PWME ; enable PWM Ch O
     movb #$01,PWMPOL ; set active high polarity
movb #$00,PWMCTL ; no concatenate (8-bit)
movb #$00,PWMCAE ; left-aligned output mode
     movb #$FF,PWMPERO; set maximum 8-bit period (255)
             #$7F,PWMDTYO ; set 50% duty cycle
     movb
     movb #$07,PWMPRCLK; set Clock A = 24 MHz / 128
             #$01,PWMCLK ; select Clock SA for Ch 0
     movb
             #$00,PWMSCLA ; set Clock SA scalar to 512
     movb
; initialize TIM Ch 1
     movb #$80,tscr1 ; enable TC1
     movb #$07,tscr2 ; set TIM pre-scale factor to 128 movb #$02,tios ; set TIM TC1 for OC mode movw #$0004,tctl1 ; toggle PT1 on successful OC
             #$0000,tc1 ; value for OC1
     movw
elp
     bra
              elp
                            ; infinite loop
```

#### code listing for clicker quiz #2

```
; initialize ATD (8 bit, unsigned, nominal sample time, seq length = 2)
       movb
             #$80,ATDCTL2 ; power up ATD
       movb
              #$10,ATDCTL3 ; set conversion sequence length to TWO
             #$85,ATDCTL4 ; select resolution and sample time
       movb
; initialize PWM Ch 0 (left aligned, positive polarity, max 8-bit period)
       movb #$01,MODRR
                             ; PTO used as PWM Ch O output
                             ; enable PWM Ch 0
       movb
             #$01,PWME
                           ; set active high polarity
       movb
             #$01,PWMPOL
       movb #$00,PWMCTL
                           ; no concatenate (8-bit)
       movb
             #$00,PWMCAE
                            ; left-aligned output mode
             #$FF,PWMPERO
       movb
                             ; set maximum 8-bit period
             #$00,PWMDTYO ; initially clear DUTY register
       movb
       movb #$00,PWMPRCLK ; set Clock A = 24 MHz (prescaler = 1)
                          ; select Clock SA for Ch 0
       movb #$01,PWMCLK
       movb #$01,PWMSCLA ; set Clock SA scalar to 2
; initialize TIM Ch 7 (periodic 0.1 ms interrupt)
       movb #$80,TSCR1
                            ; enable TC7
       movb #$0C,TSCR2
                            ; set TIM prescale factor to 16
                             ; and enable counter reset after OC7
       movb #$80,TIOS
                            ; set TIM TC7 for Output Compare
             #$80,TIE
                            ; enable TIM TC7 interrupt
       movb
       movw #150,TC7
                            ; set up TIM TC7 to generate 0.1 ms interrupt rate
; enable IRQ interrupts
       cli
               ; enable IRQ interrupts
; do nothing after initialization complete
            elp ; infinite loop
elp
      bra
; TIM interrupt service routine
; Interrupt generated every 0.1 ms (default - may be changed)
; Initiate ATD conversion on Chs 0 and 1
; Multiply analog input sample by potentiometer sample -> PWM Ch 0
tim_isr
       bset
              tflg1,$80
                             ; clear TC7 interrupt flag
       movb
              #$10,ATDCTL5
                             ; start conversion on ATD Ch 0
                             ; NOTE: "mult" (bit 4) needs to be set
await
      brclr ATDSTAT,$80,await
       ldaa
              ATDDR0
                             ; analog input sample
       ldab
              ATDDR1
                             ; potentiometer sample
       mul
                             ; multiply input sample X pot setting
       adca #0
                             ; round upper 8 bits of result
                             ; copy result to PWM Ch 0
       staa
              PWMDTY0
       rti
```