

E-paper Display Series



GDEM0154Z91

Dalian Good Display Co., Ltd.



Product Specifications





Customer	Standard
Description	1.54" E-PAPER DISPLAY
Model Name	GDEM0154Z91
Date	2021/08/31
Revision	1.0

Design Engineering						
Approval Check Design						
宝刘印玉	心李	之矣 印良				

No.17 Gonghua Street, Shahekou District, Dalian 116021 China

Tel: +86-411-84619565

Email: info@good-display.com Website: www.good-display.com



Table of Contents

1.	General Description	5
	1.1 Overview	5
	1.2 Feature	5
	1.3 Mechanical Specification	6
	1.4 Mechanical Drawing of EPD module	7
	1.5 Input/Output Terminals	8
	1.6 Reference Circuit	10
	1.7 Matched Development Kit	11
2.	Environmental	12
	2.1 Handling, Safety and Environmental Requirements	12
	2.2 Reliability test	14
3.	Electrical Characteristics	
	3.1 Absolute maximum rating	15
	3.2 DC Characteristics	15
	3.3 Serial Peripheral Interface Timing	17
	3.4 Power Consumption	
	3.5 MCU Interface	18
4.	Typical Operating Sequence	
	4.1 Normal Operation Flow	
5.	Command Table	23
6.	Temperature Range	29
7.0	Command Table	30
	Point and line standard	35
	Packing	37
	Precautions	20

Version	Content	Date	Producer
1.0	New release	2021/08/31	
		\bigcirc	
	, (



1. General Description

1.1 Overview

GDEM0154Z91 is an Active Matrix Electrophoretic Display (AMEPD), with interface and a reference system design. The 1.5" active area contains 152×152 pixels, and has 1-bit B/W/R full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-D. SRAM.LUT, VCOM and border are supplied with each panel.

1.2 Features

- 152×152 pixels display
- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape, portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Low voltage detect for supply voltage
- High voltage ready detect for driving voltage
- Internal temperature sensor
- 10-byte OTP space for module identification
- Waveform stored in On-chip OTP
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I2C signal master interface to read external temperature sensor/built-in temperature sensor




1.3 Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	1.54	Inch	
Display Resolution	152(H)×152(V)	Pixel	DPI:140
Active Area	27.512×27.512	mm	
Pixel Pitch	0.181×0.181	mm	
Pixel Configuration	Square		
Outline Dimension	31.8(H)×37.32 (V) ×1.0 (D)	mm	
Weight	2.18±0.5	g	



1.4 Mechanical Drawing of EPD module





1.5 Input/Output Terminals

Pin#	Single	Description	Remark
1	NC	No connection and do not connect with other NC pins	Keep Open
2	GDR	N-Channel MOSFET Gate Drive Control	
3	RESE	Current Sense Input for the Control Loop	
4	NC	No connection and do not connect with other NC pins e	Keep Open
5	VSH2	This pin is Positive Source driving voltage	
6	TSCL	I2C Interface to digital temperature sensor Clock pin	
7	TSDA	I2C Interface to digital temperature sensor Date pin	
8	BS1	Bus selection pin	Note 1.5-5
9	BUSY	Busy state output pin	Note 1.5-4
10	RES#	Reset	Note 1.5-3
11	D/C #	Data /Command control pin	Note 1.5-2
12	CS#	Chip Select input pin	Note 1.5-1
13	SCL	serial clock pin (SPI)	
14	SDA	serial data pin (SPI)	
15	VDDIO	Power for interface logic pins	
16	VCI	Power Supply pin for the chip	
17	VSS	Ground	
18	VDD	Core logic power pin	
19	VPP	Power Supply for OTP Programming	
20	VSH1	This pin is Positive Source driving voltage	
21	VGH	This pin is Positive Gate driving voltage	
22	VSL	This pin is Negative Source driving voltage	
23	VGL	This pin is Negative Gate driving voltage	
24	VCOM	These pins are VCOM driving voltage	




- **Note 1.5-1**: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication: only when CS# is pulled LOW.
- **Note 1.5-2**: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulled LOW, the data will be interpreted as command.
- **Note 1.5-3**: This pin (RES#) is reset signal input. The Reset is active low.
- **Note 1.5-4**: This pin (BUSY) is Busy state output pin. When Busy is High the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin High when the driver IC is working such as:
- Outputting display waveform; or
- Communicating with digital temperature sensor

Note 1.5-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected.



1.6 Reference Circuit



Part Name	Requirements for spare part
C1-C12	0603/0805; X5R/X7R;Voltage Rating:≥25V
R1、R2	0603/0805;1% variation,≥0.05W
D1-D3	MBR0530: 1)Reverse DC Voltage≥30V 2)Io≥500mA
D1—D3	3)Forward voltage ≤430mV
01	Si1308EDL:1)Drain-Source breakdown voltage≥30V
Q1	2)Vgs(th)≤1.5V 3)Rds(on)≤400mΩ
L1	refer to NR3015: Io=500mA(max)
P1	24pins,0.5mm pitch



1.7 Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white E-paper Display and three-color (black, white and red/Yellow) Good Display 's E-paper Display. And it is also added the functions of USB serial port, Raspberry Pi and LED indicator light ect.

DESPI Development Kit consists of the development board and the pinboard.

More details about the Development Kit, please click to the following link:

https://www.good-display.com/product/53/



2. Environmental

2.1 HANDLING, SAFETY AND ENVIROMENTAL REQUIREMENTS

WARNING

The display module should be kept flat or fixed to a rigid, curved support with limited bending along the long axis. It should not be used for continual flexing and bending. Handle with care. Should the display break do not touch any material that leaks out. In case of contact with the leaked material then wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Mounting Precautions

- (1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.
- (2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.
- (3) You should adopt radiation structure to satisfy the temperature specification.
- (4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.
- (5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)
- (6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.
- (7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.



Data sheet status				
Product specification	The data sheet contains final product specifications.			

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and dose not form part of the specification.

	Product Environmental certification	
ROHS		
	REMARK	

All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.



2.2 Reliability test

	TEST	CONDITION	REMARK
1	High-Temperature Operation	T=40°C, RH=35%RH, For 240Hr	
2	Low-Temperature Operation	T = 0°C for 240 hrs	
3	High-Temperature Storage	T=50°C RH=35%RH For 240Hr	Test in white pattern
4	Low-Temperature Storage	T = -25°C for 240 hrs Test in white pattern	Test in white pattern
5	High Temperature, High- Humidity Operation	T=40℃, RH=90%RH, For 168Hr	
6	High Temperature, High- Humidity Storage	T=50℃, RH=90%RH, For 240Hr	Test in white pattern
7	Temperature Cycle	-25°C (30min)~60°C (30min),50 Cycle	Test in white pattern
8	Package Vibration	1.04G,Frequency: 20~200Hz Direction: X,Y,Z Duration: 30 minutes in each direction	Full packed for shipment
9	Package Drop Impact	Drop from height of 100 cm on Concrete surface Drop sequence:1 corner, 3edges, 6face One drop for each.	Full packed for shipment
10	UV exposure Resistance	765 W/m² for 168hrs,40°C	
11	Electrostatic discharge	Machine model: +/-250V,0Ω,200pF	

Actual EMC level to be measured on customer application.

Note1: Stay white pattern for storage and non-operation test.

Note2: Operation is black/white/red pattern , hold time is 150S.

Note3: The function, appearance ,opticals should meet the requirements of the test before and after the test.

Note4: Keep testing after 2 hours placing at 20° -25°C.



3. ELECTRICAL CHARACTERISTICS

3.1 ABSOLUTE MAXIMUM RATING

Table 3.1-1: Maximum Ratings

Symbol	Parameter	Rating	Unit	Humidity	Unit	Note
V_{CI}	Logic supply voltage	-0.5 to +6.0	V	-	-	
T_{OPR}	Operation temperature range	0 to 40	°C	45 to 70	%	Note 3.1-1
Tttg	Transportation temperature range	-25 to 60	°C	-	-	Note3.1-2
Tstg	Storage condition	0 to 40	°C	45 to 70	%	Maximum storage time: 5 years
-	After opening the package	0 to 40	°C	45 to 70	%	

Note 3.1-1: We guarantee the single pixel display quality for $0-35^{\circ}$ C, but we only guarantee the barcode readable for $35-40^{\circ}$ C. Normal use is recommended to refresh every 24 hours.

Note 3.1-2: Tttg is the transportation condition, the transport time is within 10 days for $-25^{\circ} \sim 0^{\circ}$ or $40^{\circ} \sim 60^{\circ}$.

Note 3.1-3: When the three-color product is stored. The display screen should be kept white and face up. In addition, please be sure to refresh the e-paper every three months.

3.2 DC CHARACTERISTICS

The following specifications apply for: VSS=0V, VCI=3.3V, $T_{OPR}=25^{\circ}C$.


Table 3.2-1: DC Characteristics

Symbol	Parameter	Test Condition	Applicable pin	Min.	Тур.	Max.	Unit
VCI	VCI operation voltage	-	VCI	2.2	3	3.7	V
VIH	High level input voltage	-	SDA, SCL, CS#,	0.8VDDIO	-	-	V
VIL	Low level input voltage	-	D/C#, RES#, BS1	-	-	0.2VDDIO	V
VOH	High level output voltage	IOH = -100uA	BUSY,	0.9VDDIO	-	-	V
VOL	Low level output voltage	IOL = 100uA			-	0.1VDDIO	V
Iupdate	Module operating current		-	-	3.2		mA
Isleep	Deep sleep mode	VCI=3.3V	-	-	1	5	uA

The Typical power consumption is measured using associated 25° C waveform with following pattern transition: from horizontal scan pattern to vertical scan pattern. (Note 3.2-1) .

- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Good Display.
- Vcom value will be OTP before in factory or present on the label sticker.

Note 3.2-1 The Typical power consumption





3.3 Serial Peripheral Interface Timing

The following specifications apply for: VSS=0V, VCI=2.2V to 3.7V, T_{OPR} =25 $^{\circ}$ C

Write mode

Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	60			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	65			ns
tCSHIGH	Time CS# has to remain high between two transfers	100			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25			ns
tSCLLOW	Part of the clock period where SCL has to remain low	25			ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

Read mode

Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Read Mode)			2.5	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tCSHIGH	Time CS# has to remain high between two transfers	250			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	180			ns
tSCLLOW	Part of the clock period where SCL has to remain low	180			ns
tSOSU	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns

Note: All timings are based on 20% to 80% of VDDIO-VSS




Figure 3.3-1: SPI timing diagram

3.4 Power Consumption

Parameter	Symbol	Conditions	TYP	Max	Unit	Remark
Panel power consumption during update	-	25℃	-	33	mAs	-
Deep sleep mode	-	25℃	-	3	uA	-

mAs=update average current×update time



3.5 MCU Interface

3.5.1 MCU interface selection

The GDEH0154Z90 can support 3-wire/4-wire serial peripheral interface. In the Module, the MCU interface is pin selectable by BS1 pins shown in.

Table 3.5-1: MCU interface selection

BS1	MPU Interface
L	4-lines serial peripheral interface (SPI)
Н	3-lines serial peripheral interface (SPI) - 9 bits SPI

3.5.2 MCU Serial Peripheral Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#,The control pins status in 4-wire SPI in writing command/data is shown in Table 3.5-2 and the write procedure 4-wire SPI is shown in Figue 3.5-2.

Table 3.5-2: Control pins status of 4-wire SPI

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	↑	Command bit	L	L
Write data	↑	Data bit	Н	L

Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2) ↑ stands for rising edge of signal

In the write mode, SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 3.5-2: Write procedure in 4-wire SPI mode



In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0 with D/C# keep low.
- 3. After SCL change to low for the last bit of register, D/C# need to drive to high.
- 4. SDA is shifted out an 8-bit data on each falling edge of SCL in the order of D7, D6, \dots D0.
- 5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.




Figure 3.5-2: Read procedure in 4-wire SPI mode



3.5.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 3.5-3.

Table 3.5-3: Control pins status of 3-wire SPI

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	1	Command bit	Tie LOW	L
Write data	1	Data bit	Tie LOW	L

Note:

- (1)L is connected to V_{SS} and H is connected to V_{DDIO}
- (2)↑ stands for rising edge of signal

In the write operation, a 9-bit data will be shifted into the shift register on each clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. shows the write procedure in 3-wire SPI




Figure 3.5-3: Write procedure in 3-wire SPI mode



In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. D/C#=0 is shifted thru SDA with one rising edge of SCL
- 3. SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0.
- 4. D/C#=1 is shifted thru SDA with one rising edge of SCL
- 5. SDA is shifted out an 8-bit data on each falling edge of SCL in the order of D7, D6, ... D0.
- 6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.





Figure 3.5-3: Read procedure in 3-wire SPI mode



4. Typical Operating Sequence

4.1 Normal Operation Flow



2. Set Initial Configuration

- Define SPI interface to communicate with MCU
- HW Reset
- SW Reset by Command 0x12
- Wait 10ms

*

3. Send Initialization Code

- Set gate driver output by Command 0x01
- Set display RAM size by Command 0x11, 0x44, 0x45
- Set panel border by Command 0x3C



4. Load Waveform LUT

- Sense temperature by int/ext TS by Command 0x18
- Load waveform LUT from OTP by Command 0x22, 0x20 or by MCU
- Wait BUSY Low



5. Write Image and Drive Display Panel

- Write image data in RAM by Command 0x4E, 0x4F, 0x24, 0x26
- Set softstart setting by Command 0x0C
- Drive display panel by Command 0x22, 0x20
- Wait BUSY Low



6. Power Off

- Deep sleep by Command 0x10
- Power OFF





5. COMMAND TABLE

0 (D5	D4	D3	D2	D1	D0	Command	Description				
	0	01	0	0	0	0	0	0	0	1	Driver	Gate setting				
0 1	1		A7	A6	A5	A4	A3	A2	A1	A0	Output control	A[8:0]= C7h [POR], 200 MUX MUX Gate lines setting as (A[8:0] + 1).				
0 1	1		0	0	0	0	0	0	0	A8	20114101	B[2:0] = 000 [POR].				
0 1	1		0	0	0	0	0	B2	B1	В0		Gate scanning sequence and direction B[2]: GD Selects the 1st output Gate				
												GD=0 [POR], G0 is the 1st gate output channel, gate output sequence is				
												G0,G1, G2, G3, GD=1,				
												G1 is the 1st gate output channel, gate output sequence is				
												G1, G0, G3, G2, B[1]: SM				
												Change scanning order of gate driver.				
												SM=0 [POR], G0, G1, G2, G3G199				
												SM=1,				
												G0, G2, G4G198, G1, G3,G199 B[0]: TB				
												TB = 0 [POR], scan from G0 to G199 TB = 1, scan from G199 to G0.				
						<u>I</u>						1B = 1, Seal Holl (17) to Go.				
0 (0	03	0	0	0	0	0	0	1	1	Gate	Set Gate driving voltage				
0 1	1		0	0	0	A4	A3	A2	A1	A0	Driving voltage	A[4:0] = 00h [POR] VGH setting for 20V = 00h [POR] and 17h				
											Control	VGH setting for 20V = 00n [POR] and 1/n				
0 (0	04	0	0	0	0	0	1	0	0						
0 1		0-1	A7	A6	A5	A4	A3	A2	A1		Source	Set Source driving voltage A[7:0] = 41h [POR], VSH1 at 15V				
	1		B7	B6	B5	B4	B3	B2	B1	A0 B0	Driving voltage	B[7:0] = A8h [POR], VSH2 at 5V.				
0 1			C7	C6	C5	C4	C3	C2	C1	CO	Control	C[7:0] = 32h [POR], VSL at -15V Remark: VSH1>=VSH2				
			C1	00	CS		CS	1 02	Ci	Co		<u> </u>				
0 (0	10	0	0	0	1	0	0	0	0	Deep	Deep Sleep mode Control:				
0 1	1		0	0	0	0	0	0	A1	A0	Sleep mode	A[1:0]: Description 00 Normal Mode [POR]				
												01 Enter Deep Sleep Mode 1				
												After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high.				
												Remark:				
												To Exit Deep Sleep mode, User required to send HWRESET to the driver				
								1	1	1						
0 (0	11	0	0	0	1	0	0	0	1	Data Entry mode	Define data entry sequence A[2:0] = 011 [POR]				
0 1	1		0	0	0	0	0	A2	A1	A0	setting	A[1:0] = ID[1:0]				
												Address automatic increment / decrement setting The setting of incrementing or decrementing of the				
												address counter can be made independently in each upper				
												and lower bit of the address. 00 –Y decrement, X decrement,				
												01 -Y decrement, X increment,				
												10 –Y increment, X decrement, 11 –Y increment, X increment [POR]				
												A[2] = AM				
												Set the direction in which the address counter is updated automatically after data are written to the RAM.				
												AM= 0, the address counter is updated in the X direction. [POR]				
		_										AM = 1, the address counter is updated in the Y direction.				



R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to thei default values except R10h-Deep Sleep Model	
												During operation, BUSY pad will output high	h.
												Note: RAM are unaffected by this command.	•
0	0	20	0	0	1	0	0	0	0	0	Master	Activate Display Update Sequence	
0	0	20	0	U	1	U	U	U	U	U	Activation	The Display Update Sequence Option is local BUSY pad will output high during oper should not interrupt this operation to avoid or panel images.	ation. User
0	0	21	0	0	1	1	0	0	0	1	Display	RAM content option for Display Update	
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Update	A[7:0] = 00h [POR]	
0	1		A	AU	AJ	Λ4	AS	AZ	AI	Au	Control 1	B[7:0] = 00h [POR] A[7:4] Red RAM option	
												0000 Normal	
												0100 Bypass RAM content as 0	
												1000 Inverse RAM content	
			В7	0	0	0	0	0	0	0		A[2:0] DW DAM ontion	
												A[3:0] BW RAM option 0000 Normal	
												0100 Bypass RAM content as 0	
												1000 Inverse RAM content	
0	0	22	0 A7	0 A6	1 A5	0 A4	0 A3	0 A2	1 A1	0 A0	Display Update Control 2	Display Update Sequence Option: Enable the stage for Master Activation A[7:0]= FFh (POR)	
												Unerating sequence	arameter n Hex)
												Enable clock signal 80	0
												Disable clock signal 01	1
												Enable clock signal →Enable Analog	0
												Disable Analog O3	2
												→Disable clock signal	3
												Enable clock signal →Load LUT with DISPLAY Mode 1 91	1
												→Disable clock signal	-
												Enable clock signal →Load LUT with DISPLAY Mode 2 99	
												Disable clock signal	9
												Enable clock signal	
												→Load temperature value →Load LUT with DISPLAY Mode 1 B:	1
												→Disable clock signal	
												Enable clock signal	
												→Load temperature value →Load LUT with DISPLAY Mode 2 Begin and Begin and Begin are supported by the Begin and Begin are supported by the Begin and Begin are supported by the Begin are supported by t	9
												→Disable clock signal	
												Enable clock signal	
												→Enable Analog →Display with DISPLAY Mode 1	7
												→Disable Analog	<i>'</i>
												→Disable OSC	
												Enable clock signal →Enable Analog	
												→Display with DISPLAY Mode 2	F
												→Disable Analog	



	1			1	ı	1	1			1	1	D: 11 000
												→ Disable OSC Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 1 → Disable Analog → Disable OSC Enable clock signal
												→Enable Analog →Load temperature value →DISPLAY with DISPLAY Mode 2 →Disable Analog →Disable OSC
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entries will be written into the BW RAM until another command is written. Address pointers will advance accordingly For Write pixel: Content of Write RAM(BW) = 1 For Black pixel: Content of Write RAM(BW) = 0
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly. For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	29	0	0	1	0	1	0	0	1	VCOM Sense	Stabling time between entering VCOM sensing mode and reading acquired.
0	1		0	1	0	0	A3	A2	A1	A0	Duration	and reading acquired. A[3:0] = 9h, duration = 10s. VCOM sense duration = (A[3:0]+1) sec
0	0	2A	0	0	1	0	1	0	1	1	Program VCOM OTP	Program VCOM register into OTP The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	2B	0	0	1	0	1	0	1	1	Write Register	This command is used to reduce glitch when ACVCOM
0	1		0	0	0	0	0	0	0	0	for VCOM Control	toggle. Two data bytes D04h and D63h should be set for this command.
	I		~	1 -		<u> </u>	ı ~		1 -	1 -	1	<u> </u>
0	0	2c	0	0	1	0	1	1	0	0	Write	Write VCOM register from MCU interfece
0	1		A7	A6	A5	A4	A3	A2	A1	A0	VCOM	Write VCOM register from MCU interface A[7:0] = 00h [POR]



R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description				
0	0	2D	0	0	1	0	1	1	0	1	OTP	Read Register for Display Option:				
1	1		A7	A6	A5	A4	A3	A2	A1	A0	Register Read for	for (Command 0x37, Byte A) ay B[7:0]: VCOM Register				
1	1		В7	В6	B5	B4	В3	B2	B1	В0	Display					
1	1		C7	C6	C5	C4	C3	C2	C1	C0	Option	C[7:0]~G[7:0]: Display Mode				
1	1		D7	D6	D5	D4	D3	D2	D1	D0		(Command 0x37, Byte B to Byte F) [5 bytes]				
1	1		E7	E6	E5	E4	E3	E2	E1	E0		H[7:0]~K[7:0]: Waveform Version				
1	1		F7	F6	F5	F4	F3	F2	F1	F0		(Command 0x37, Byte G to Byte J) [4 bytes]				
1	1		G7	G6	G5	G4	G3	G2	G1	G0		[4 bytes]				
1	1		H7	Н6	Н5	H4	НЗ	H2	H1	Н0						
1	1		I7	I6	I5	I4	I3	I2	I1	10						
1	1		Ј7	J6	J5	J4	Ј3	J2	J1	J0						
1	1		K7	K6	K5	K4	К3	K2	K1	K0						
0	0	2E	0	0	1	0	1	1	1	0	User ID Read	Read 10 Byte User ID stored in OTP: A[7:0]]~J[7:0]: UserID (R38, Byte A and Byte J) [10				
1	1		A7	A6	A5	A4	A3	A2	A1	A0	Read	bytes]				
1	1		В7	B6	B5	B4	В3	B2	B1	В0						
1	1		C7	C6	C5	C4	C3	C2	C1	C0						
1	1		D7	D6	D5	D4	D3	D2	D1	D0						
1	1		E7	E6	E5	E4	E3	E2	E1	E0						
1	1		F7	F6	F5	F4	F3	F2	F1	F0						
1	1		G7	G6	G5	G4	G3	G2	G1	G0						
	1		H7	Н6	Н5	H4	НЗ	H2	H1	Н0						
1			I7	I6	I5	I4	I3	I2	I1	10						
1	1					J4	J3	J2	J1	J0		I .				



R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D 0	Command		Description
0	0	38	0	0	1	1	1	0	0	0	Write	Write Register for	
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Register for User	A[7:0]]~J[7:0]: Us	serID [10 bytes] J[7:0] can be stored in OTP
0	1		В7	В6	В5	B4	В3	B2	B1	В0	ID	Tremains Fig. 10	(maj can de stored in d 11
0	1		C7	C6	C5	C4	C3	C2	C1	C0			
0	1		D7	D6	D5	D4	D3	D2	D1	D0			
0	1		E7	E6	E5	E4	E3	E2	E1	E0			
0	1		F7	F6	F5	F4	F3	F2	F1	F0	=		
0	1		G7	G6	G5	G4	G3	G2	G1	G0	=		
0	1		H7	Н6	H5	H4	Н3	H2	H1	Н0			
0	1		I7	I6	I5	I4	I3	I2	I1	10			
0	1		J7	J6	J5	J4	Ј3	J2	J1	J0			
		2.5	^	^			-	I -	^	^			1 1 6 6 17
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform		border waveform for VBD C0h [POR], set VBD as HIZ.
0	1		A7	A6	A5	A4	0	A2	A1	A0	Control	A [7	7:6] :Select VBD option
												A[7:6]	Select VBD as
												00	GS Transition, Defined in A[2] and A[1:0]
												01	Fix Level, Defined in A[5:4]
												10 11[POR]	VCOM HiZ
												H[POR]	HIZ
												A [5:4] Fix Level	Setting for VBD
												A[5:4]	VBD level
												00	VSS
												01	VSH1
												10	VSL
												11	VSH2
												A[2] GS Transition	n control
												A[2]	GS Transition control
												00	Follow LUT (Output VCOM @ RED)
												1	Follow LUT
												A [1,0] CC T '	ion satting for VDD
												A[1:0] GS Transit A[1:0]	ion setting for VBD VBD Transition
												00	LUT0
												11	LUT1
												10	LUT2
												11	LUT3
													LOIS
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command		Description
0	0	44	0	1	0	0	0	1	0	0	Set RAM	•	
0	1		0	0	A5	A4	A3	A2	A1	A0	X - address	- address the X direction by an address unit for RAM urt / End A[5:0]: XSA[5:0], XStart, POR = 00h	an address unit for RAM
0	1		0	0	B5	B4	В3	B2	B1	B0	Start / End position		XStart, POR = 00h XEnd, POR = 15h
											1 -		



0	0	45	0	1	0	0	0	1	0	1	Set Ram	Specify the start/end positions of the window address in
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Y- address Start / End	the Y direction by an address unit for RAM A[8:0]: YSA[8:0], YStart, POR = 000h
0	1		0	0	0	0	0	0	0	A8	position	B[8:0]: YEA[8:0], YEnd, POR = 127h
0	1		В7	B6	B5	B4	В3	B2	B1	В0		
0	1		0	0	0	0	0	0	0	В8		
0	0	4E	0	1	0	0	1	1	1	0	Set RAM	Make initial settings for the RAM X address in the
0	1		0	0	A5	A4	A3	A2	A1	A0	X address counter	address counter (AC) A[5:0]: 00h [POR].
0	0	4F	0	1	0	0	1	1	1	1	Set RAM	Make initial settings for the RAM Y address in the
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Y address counter	address counter (AC) A[8:0]: 000h [POR].
0	1		0	0	0	0	0	0	0	A8		



6. Temperature sensor operation

Following is the way of how to sense the ambient temperature of the module. First, use an external temperature sensor to get the temperature value and converted it into HEX format with below mapping table, then send command 0x1A with the HEX temperature value to the module thru the SPI interface.

The temperature value to HEX conversion is as follow:

- 1. If the Temperature value MSByte bit D11 = 0, then The temperature is positive and value (DegC) = + (Temperature value) / 16
- 2. If the Temperature value MSByte bit D11 = 1, then The temperature is negative and value (DegC) = \sim (2's complement of Temperature value) / 16

Table 6-1: Example of 12-bit binary temperature settings for temperature ranges

12-bit binary (2's complement)	Hexadecimal Value	TR Value [DegC]
0111 1111 1111	7FF	128
0111 1111 1111	7FF	127.9
0110 0100 0000	640	100
0101 0000 0000	500	80
0100 1011 0000	4B0	75
0011 0010 0000	320	50
0001 1001 0000	190	25
0000 0000 0100	004	0.25
0000 0000 0000	000	0
1111 1111 1100	FFC	-0.25
1110 0111 0000	E70	-25
1100 1001 0000	C90	-55



7.Command Table

R/W#	D/C#	Неу	D7	D6	D5	D4	D3	D2	D1	D0	Comman	Description			
										50	d	•			
0	0	01	0	0	0	0	0	0	0	1	Driver	Gate setting			
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Output control	Set A[8:0]=0097h Set B[8:0]=00h			
0	1		0	0	0	0	0	0	0	A8	Control				
0	1		0	0	0	0	0	B2	B1	В0		4			
0	0	03	0	0	0	0	0	0	1	1	Gate	Set Gate Driving voltage			
0	1		0	0	0	A4	A3	A2	A1	A0	Driving voltage	A[4:0]=17h[POR],VGH at 20V[POR] VGH setting from 10V to 20V			
											control				
0	0	04	0	0	0	0	0	1	0	0	Source	Set Source Driving voltage			
0	1		A7	A6	A5	A4	A3	A2	A 1	A0	Driving	A[7:0]= 41h[POR], VSH1 at 15V			
0	1		В7	В6	B5	B4	В3	B2	B1	В0	voltage control	B[7:0]=A Ch[POR], VSH2 at 5.4V C[7:0]= 32h[POR], VSL at -15V			
0	1		C7	C6	C5	C4	C3	C2	C1	C0	Control				
0	0	08	0	0	0	0	1	0	0	0	Initial Code Setting OTP Program	Program Initial Code Setting The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation			
0	0	09	0	0	0	0	1	0	0	1	Write	Write Register for Initial Code Setting			
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Register	Selection			
0	1		В7	В6	В5	B4	В3	B2	B1	В0	for Initial Code	A[7:0] ~ D[7:0]: Reserved			
0	1		C7	C6	C5	C4	C3	C2	C1	C0	Setting	Details refer to Application Notes of Initial Code Setting			
0	1		D7	D6	D5	D4	D3	D2	D1	D0					
0	0	0A	0	0	0	0	1	0	1	0	Read Register for Initial Code Setting	Read Register for Initial Code Setting			
0	0	10	0	0	0	1	0	0	0	0	Deep	Deep Sleep mode Control:			
0	1		0	0	0	0	0	0	0	A_0	Sleep	A[1:0]: Description			
											mode	00 Normal Mode [POR] 01 Enter Deep Sleep Mode 1 11 Enter Deep Sleep Mode 2 After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high. Remark:			
												To Exit Deep Sleep mode, User required to send HWRESET to the driver			



0	0	11	0	0	0	1	0	0	0	1	Data Entry mode setting	Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and
0	1		0	0	0	0	0	A ₂	Aı	A_0		lower bit of the address. 00 - Y decrement, X decrement, 01 - Y decrement, X increment, 10 - Y increment, X decrement, 11 - Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction



0	0	OC	0	0	0	0	1	1	0	0	Soft start Control	Booster Enable with Phase 1, Phase 2 and Phase 3 for soft start current and duration setting. A[7:0] -> Soft start setting for Phase1 = 8Bh [POR] B[7:0] -> Soft start setting for Phase2 = 9Ch [POR] C[7:0] -> Soft start setting for Phase3 = 96h [POR] D[7:0] -> Duration setting = 0Fh [POR] Bit Description of each byte: A[6:0] / B[6:0] / C[6:0]: Bit[6:4] Driving Strength Selection 000 1(Weakest) 001 2 010 3 011 4 100 5 101 6 110 7 111 8(Strongest) Bit[3:0] Min Off Time Setting of GDR [Time unit] 0000 ~ 0011 NA 0100 2.6
0	1		1	A6	A5	A4	A3	A2	A1	A0	1	0101 3.2 0110 3.9
0	1		1	В6	B5	B4	В3	B2	B1	В0		0111 4.6 1000 5.4
0	1		1	C6	C5	C4	C3	C2	C1	C0		1001 6.3
0	1		0	0	D5	D4	D3	D2	D1	D0	-	1010 7.3 1011 8.4
												1100 9.8 1101 11.5 1110 13.8 1111 16.5 D[5:0]: duration setting of phase D[5:4]: duration setting of phase 3 D[3:2]: duration setting of phase 2 D[1:0]: duration setting of phase 1 Bit[1:0] Duration of Phase [Approximation] 00 10ms 01 20ms 10 30ms 11 40ms



	0 0 0	0 0 1	12	0 0 A7	0 0 A6	0 0 A5	1 1 A4	0 1 A3	0 0 A2	0 A1	0 0 A0	ET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command. Temperature Sensor Selection A[7:0] = 48h [POR], external temperature sensor A[7:0] = 80h Internal temperature sensor
												Control	
-	0	0	1A	0	0	0	1	1	0	1	0	Temperat ure	Write to temperature register. A[11:0] = 7FFh [POR]
	0	1		A7	A6	A5	A4	A3	A2	A1	A0	Sensor	A[11.0] = /FFII [FOR]
	0	1		В7	В6	В5	В4	0	0	0	0	Control (Write to temperat ure register)l	
	0	0	20	0	0	1	0	0	0	0	0	Master Activatio n	Activate Display Update Sequence The Display Update Sequence Option is located at R22h User should not interrupt this operation to avoid corruption of panel images.
	0	0	21	0	0	1	0	0	0	0	1	Display	RAM content option for Display Update
	0	1		A7	A6	A5	A4	A3	A2	A1	A0	Update Control 1	A[7:0] = 00h [POR] B[7:0] = 00h [POR]
	0	1		B7	0	0	0	0	0	0	0	Control 1	A[7:4] Yellow RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content A[3:0] BW RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content B[7] Source Output Mode 0 Available Source from S0 to S175 1 Available Source from S8 to S167




0	0	22	0	0	1	0	0	0	1	0	Display Update Control 2	Display Update Sequence Option: Enable the stage for Master Activation A[7:0]= FFh (POR) Operating sequence Parameter (in Hex) Enable clock signal 80 Disable clock signal 01 Enable clock signal Enable Analog C0 Disable Analog
												Disable clock signal 03 Enable clock signal
0	1		A7	A6	A5	A4	A3	A2	A1	A0	_	Load LUT with DISPLAY Mode 1 Disable clock signal
												91 Enable clock signal Load LUT with DISPLAY Mode 2 Disable clock signal 99 Enable clock signal Load temperature value Load LUT with DISPLAY Mode 1 Disable clock signal B1
												Enable clock signal Load temperature value Load LUT with DISPLAY Mode 2 Disable clock signal B9
												Enable clock signal Enable Analog Display with DISPLAY Mode 1 Disable Analog Disable OSC C7
												Enable clock signal Enable Analog Display with DISPLAY Mode 2 Disable Analog Disable OSC CF
												Enable clock signal Enable Analog Load temperature value DISPLAY with DISPLAY Mode 1
												Disable Analog Disable OSC F7
												Enable clock signal Enable Analog Load temperature value

DISPLAY with DISPLAY Mode 2




8. Point and line standard

	Ship	ment Inspect	ion Standard							
	Equipm	ent: Electrical test	fixture, Point gau	ge						
Outline dimension	37.32(H)×31.80(V) ×0.9(D)	Unit: mm	Part-A	Active area	Part-B	Border area				
Environment	Temperature	Humidity	Illuminance	Distance	Time	Angle				
Environment	19℃~25℃	55% ±5% RH	800~1300Lux	300 mm	35Sec	•				
Defect type	Inspection method	Star	dard	Part-A	A	Part-B				
		D≤0	.25 mm	Ignor	e	Ignore				
Spot	Electric Display	0.25 mm <	D≤0.4 mm	N≤4	Ignore					
		D>().4 mm	Not All	Ignore					
Display unwork	Electric Display	Not A	Allow	Not All	Ignore					
Display error	Electric Display	Not A	Allow	Not All	Ignore					
		L≤2 mm,	W ≤ 0.2 mm	Ignor	Ignore					
Scratch or line defect(include dirt)	Visual/Film card		mm, 0.2 <w≤ mm,</w≤ 	N≤2	Ignore					
		L>5 mm,	W>0.3 mm	Not All	Ignore					
		D≤0	.2mm	Ignor	Ignore					
PS Bubble	Visual/Film card	0.2mm≤D≤0	0.35mm & N≤4	N≤4	Ignore					
		D>0.	35 mm	Not Allow Ignore						
		$X \leq 5$ mm, $Y \leq 0.5$ mm, Do not affect the electrode circuit, Ignore								
Side Fragment	Visual/Film card	¥ >	Y X							
Remark	1.0	Cannot be defect &	failure cause by ap	opearance defec	et;					
Remark		2.Cannot be larger	size cause by appe	earance defect;						
		L=long W=wid	le D=point size	N=Defects NO						





9. Packing





10. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL / EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.
- (7) For more precautions, please click on the link: https://www.good-display.com/news/80.html